Modeling and minimization of interconnect energy dissipation in nanometer technologies

ABSTRACT

As the technology sizes of semiconductor devices continue to decrease, the effect of nanometer technologies on interconnects, such as crosstalk glitches and timing variations, become more significant. In this paper, we study the effect of nanometer technologies on energy dissipation in interconnects. We propose a new power estimation technique which considers DSM effects, resulting in significantly more accurate energy dissipation estimates than transition-count based methods for on-chip interconnects. We also introduce an energy minimization technique which attempts to minimize large voltage swings across the cross-coupling capacitances between interconnects. Even though the number of transitions may increase, our method yields a decrease in power consumption of up to 50%.

REFERENCES

• 1: Michael Cuviello , Sujit Dey , Xiaoliang Bai , Yi Zhao, Fault modeling and simulation for crosstalk in system-on-chip interconnects, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.297-303, November 07-11, 1999, San Jose, California, United States
• 2: X. Zhang, "Coupling Effects on Wire Delay. Challenges in Deep Submicron VLSI Design", IEEE Circuits and Devices Magazine, vol. 12, November 1996.
• 3: P. Nordholz , D. Treytnar , J. Otterstedt , H. Grabinski , D. Niggemeyer , T. W. Williams, 2.2 Signal Integrity Problems in Deep Submicron Arising from Interconnects between Cores, Proceedings of the 16th IEEE VLSI Test Symposium, p.28, April 26-30, 1998
• 4: D. Liu and C. Svensson, "Power Consumption Estimation in CMOS VLSI Chips", IEEE Journal of Solid-State Circuits, vol. 29, pp. 663- 70, June 1994.
• 5: Mircea R. Stan , Wayne P. Burleson, Low-power encodings for global communication in CMOS VLSI, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.444-455, Dec. 1997 [doi>10.1109/92.645071]
• 6: Sumant Ramprasad , Naresh R. Shanbhag , Ibrahim N. Hajj, A coding framework for low-power address and data busses, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.2, p.212-221, June 1999 [doi>10.1109/92.766748]
• 7: P. P. Sotiriadis and A. Chandrakasan, "Low Power Bus Coding Techniques Considering Inter-wire Capacitances", in CICC, May 2000.
• 8: Semiconductor Industry Association, "International Technology Roadmap for Semiconductors", 1999.
• 9: Avant Corporation, HSPICE, v.98.2.
• 10: UMC Group, 0.18um 1P6M Logic Process Interconnect Capacitance Model (Rev. 1.2), July 1999.
• 11: Sujit Dey , Debashis Panigrahi , Li Chen , Clark N. Taylor , Krishna Sekar , Pablo Sanchez, Using a Soft Core in a SoC Design: Experiences with picoJava, IEEE Design & Test, v.17 n.3, p.60-71, July 2000 [doi>10.1109/54.867896]
• 12: G. K. Wallace, "The JPEG still picture compression standard", in IEEE Trans. on Consumer Electronics, vol. 38, February 1992.
• 13: Anantha P. Chandrakasan , William J. Bowhill , Frank Fox, Design of High-Performance Microprocessor Circuits, Wiley-IEEE Press, 2000

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Interconnection architectures (e.g., common bus, multiport memory, crossbar switch)

Additional Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
  B.8 Performance and Reliability

  C. Computer Systems Organization

  I. Computing Methodologies
  I.6 SIMULATION AND MODELING

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Measurement, Performance, Theory