On-chip communication architecture for OC-768 network processors

ABSTRACT

The need for network processors capable of forwarding IP packets at OC-192 and higher data rates has been well established. At the same time, there is a growing need for complex tasks, like packet classification and differentiated services, to be performed by network processors. At OC-768 data rate, a network processor has 9 nanoseconds to process a minimum-size IP packet. Such ultra high-speed processing, involving complex memory-intensive tasks, can only be achieved by multi-CPU distributed memory systems, using very high performance on-chip communication architectures. In this paper, we propose a novel communication network architecture for 8-CPU distributed-memory systems that has the potential to deliver the throughput required in next generation routers. We then show that our communication architecture can easily scale to accommodate much greater number of network nodes. Our network architecture yields higher performance than the traditional bus and crossbar yet has low implementation cost. It is quite flexible and can be implemented in either packet or circuit switched mode. We will compare and contrast our proposed architecture with busses and crossbars using metrics such as throughput and physical layout cost.

REFERENCES

• 1: Kumar, V.P.; Lakshman, T.V.; Stiliadis, D., "Beyond best effort: router architectures for the differentiated services of tomorrow's Internet," IEEE Communications Magazine, Volume: 36 Issue: 5 , May 1998, pp. 152 - 164.
• 2: F. Karim, "Network Processors: The New Frontier in SoC Design and Validation," Presentation, DATE conference, 2000.
• 3: T. V. Lakshman , D. Stiliadis, High-speed policy-based packet forwarding using efficient multi-dimensional range matching, Proceedings of the ACM SIGCOMM '98 conference on Applications, technologies, architectures, and protocols for computer communication, p.203-214, August 31-September 04, 1998, Vancouver, British Columbia, Canada
• 4: Kanishka Lahiri , Anand Raghunathan , Sujit Dey, Fast performance analysis of bus-based system-on-chip communication architectures, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.566-573, November 07-11, 1999, San Jose, California, United States
• 5: Kanishka Lahiri , Sujit Dey , Anand Raghunathan, Performance Analysis of Systems with Multi-Channel Communication Architectures, Proceedings of the 13th International Conference on VLSI Design, p.530, January 04-07, 2000
• 6: Kanishka Lahiri , Sujit Dey , Anand Raghunathan, Evaluation of the Traffic-Performance Characteristics of System-on-Chip Communication Architectures, Proceedings of the The 14th International Conference on VLSI Design (VLSID '01), p.29, January 03-07, 2001
• 7: Ti-Yen Yen , Wayne Wolf, Communication synthesis for distributed embedded systems, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.288-294, November 05-09, 1995, San Jose, California, United States
• 8: Jean-Marc Daveau , Tarek Ben Ismail , Ahmed Amine Jerraya, Synthesis of system-level communication by an allocation-based approach, Proceedings of the 8th international symposium on System synthesis, p.150-155, September 13-15, 1995, Cannes, France [doi>10.1145/224486.224534]
• 9: James A. Rowson , Alberto Sangiovanni-Vincentelli, Interface-based design, Proceedings of the 34th annual conference on Design automation, p.178-183, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266060]
• 10: Ross B. Ortega , Gaetano Borriello, Communication synthesis for distributed embedded systems, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.437-444, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.289067]
• 11: Michael Gasteier , Manfred Glesner, Bus-based communication synthesis on system level, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.4 n.1, p.1-11, Jan. 1999 [doi>10.1145/298865.298866]
• 12: Kanishka Lahiri , Anand Raghunathan , Ganesh Lakshminarayana , Sujit Dey, Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips, Proceedings of the 37th conference on Design automation, p.513-518, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337561]
• 13: Kanishka Lahiri , Anand Raghunathan , Sujit Dey, Efficient exploration of the SoC communication architecture design space, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 14: "IBM On-chip CoreConnect Bus Architecture", http://www.chips.ibm.com/products/coreconnect/index.h tml
• 15: "Peripheral Interconnect Bus Architecture", http://www.omimo.be
• 16: "Sonics Integration Architecture, Sonics Inc", http://www.sonicsinc.com
• 17: B. Cordan, "An efficient bus architecture for system-on-achip design", Proc. Custom Integrated Circuits Conf., pp. 623-626, 1999.
• 18: David Flynn, AMBA: Enabling Reusable On-Chip Designs, IEEE Micro, v.17 n.4, p.20-27, July 1997 [doi>10.1109/40.612211]
• 19: "On chip bus attributes specification 1 OCB 1 1.0, Onchip bus DWG", http://www.vsi.org/library/specs/summary.htm
• 20: Chen, J. and Stern, T., "Throughput Analysis, Optimal Buffer Allocation, and Traffic Imbalance Study of a Generic Nonblocking Packet Switch, IEEE JSAC, Vol. 9, No. 3, 1991, pp. 439-449.
• 21: Cinlar, E., Introduction to Stochastic Processes, pp. 87- 88, Prentice Hall, 1975.
• 22: Donald Gross , Carl M. Harris, Fundamentals of queueing theory (2nd ed.)., John Wiley & Sons, Inc., New York, NY, 1985
• 23: Donald Gross , Carl M. Harris, Fundamentals of queueing theory (2nd ed.)., John Wiley & Sons, Inc., New York, NY, 1985

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.1 Network Architecture and Design
          Subjects: Packet-switching networks

Additional Classification:
  C. Computer Systems Organization

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Measurement, Performance, Theory