High-level software energy macro-modeling

ABSTRACT

This paper presents an efficient and accurate high-level software energy estimation methodology using the concept of characterization-based macro-modeling. In characterization-based macro-modeling, a function or sub-routine is characterized using an accurate lower-level energy model of the target processor, to construct a macro-model that relates the energy consumed in the function under consideration to various parameters that can be easily observed or calculated from a high-level programming language description. The constructed macro-models eliminate the need for significantly slower instruction-level interpretation or hardware simulation that is required in conventional approaches to software energy estimation.We present two different approaches to macro-modeling for embedded software that offer distinct efficiency-accuracy characteristics: (i) complexity-based macro-modeling, where the variables that determine the algorithmic complexity of the function under consideration are used as macro-modeling parameters, and (ii) profiling-based macro-modeling, where internal profiling statistics for the functions are used as parameters in the energy macro-models. We have experimentally validated our software energy macro-modeling techniques on a wide range of embedded software routines and two different target processor architectures. Our experiments demonstrate that high-level macro-models constructed using the proposed techniques are able to estimate the energy consumption to within 95% accuracy on the average, while commanding speedups of one to five orders-of-magnitude over current instruction-level and architectural energy estimation techniques.

REFERENCES

• 1: Thomas Ball , James R. Larus, Efficient path profiling, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.46-57, December 02-04, 1996, Paris, France
• 2: Luca Benini , Giovanni de Micheli, System-level power optimization: techniques and tools, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.115-192, April 2000 [doi>10.1145/335043.335044]
• 3: C. Brandolese , W. Fornaciari , F. Salice , D. Sciuto, An instruction-level functionally-based energy estimation model for 32-bits microprocessors, Proceedings of the 37th conference on Design automation, p.346-351, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337437]
• 4: David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada
• 5: D. Burger and T. M. Austin. The SimpleScalar tool set, version 2.0. Technical Report 1342, University of Wisconsin-Madison Computer Science Department, June 1997.
• 6: Naehyuck Chang , Kwanho Kim , Hyung Gyu Lee, Cycle-accurate energy consumption measurement and analysis: case study of ARM7TDMI, Proceedings of the 2000 international symposium on Low power electronics and design, p.185-190, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344576]
• 7: Robert P. Dick , Ganesh Lakshminarayana , Anand Raghunathan , Niraj K. Jha, Power analysis of embedded operating systems, Proceedings of the 37th conference on Design automation, p.312-315, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337427]
• 8: Marcello Lajolo , Anand Raghunathan , Sujit Dey, Efficient power co-estimation techniques for system-on-chip design, Proceedings of the conference on Design, automation and test in Europe, p.27-34, March 27-30, 2000, Paris, France [doi>10.1145/343647.343691]
• 9: Todd C. Mowry , Chi-Keung Luk, Predicting data cache misses in non-numeric applications through correlation profiling, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.314-320, December 01-03, 1997, Research Triangle Park, North Carolina, United States
• 10: R. H. Myers. Classical and Modern Regression with Application. Durbury Press, Belmont, CA, 2nd edition, 1989.
• 11: P. W. Ong and R. H. Yan. Power-conscious software design - A framework for modeling software on hardware. In Proc. Int. Symp. Low Power Electronics and Design, pages 36-37, Oct. 1994.
• 12: Shien-Tai Pan , Kimming So , Joseph T. Rahmeh, Improving the accuracy of dynamic branch prediction using branch correlation, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.76-84, October 12-15, 1992, Boston, Massachusetts, United States
• 13: Gang Qu , Naoyuki Kawabe , Kimiyoshi Usami , Miodrag Potkonjak, Function-level power estimation methodology for microprocessors, Proceedings of the 37th conference on Design automation, p.810-813, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337786]
• 14: Software Power Estimation and Optimization for High Performance, 32-bit Embedded Processors, Proceedings of the International Conference on Computer Design, p.328, October 05-05, 1998
• 15: Akshaye Sama , J. F. M. Theeuwen , M. Balakrishnan, Speeding up power estimation of embedded software, Proceedings of the 2000 international symposium on Low power electronics and design, p.191-196, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344580]
• 16: M. Sami , D. Sciuto , C. Silvano , V. Zaccaria, Instruction-level power estimation for embedded VLIW cores, Proceedings of the eighth international workshop on Hardware/software codesign, p.34-38, May 2000, San Diego, California, United States [doi>10.1145/334012.334019]
• 17: Tajana Šimunić , Luca Benini , Giovanni De Micheli, Cycle-accurate simulation of energy consumption in embedded systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.867-872, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310090]
• 18: Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994 [doi>10.1109/92.335012]
• 19: W. Ye , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, The design and use of simplepower: a cycle-accurate energy estimation tool, Proceedings of the 37th conference on Design automation, p.340-345, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337436]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability

  I. Computing Methodologies
  I.6 SIMULATION AND MODELING

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Experimentation, Measurement, Performance, Theory