An interconnect energy model considering coupling effects

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

An interconnect energy model considering coupling effects

Full text

Pdf (168 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 38th annual Design Automation Conference table of contents

Las Vegas, Nevada, United States

Pages: 555 - 558

Year of Publication: 2001

ISBN:1-58113-297-2

Authors

Taku Uchino	Toshiba Corporation, 580-1 Horikawa-cho, Saiwai-ku, Kawasaki 212-8520, Japan
Jason Cong	Computer Science Department, University of California, Los Angeles, Los Angeles, CA

Sponsors

EDAC : Electronic Design Automation Consortium
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 12, Citation Count: 6

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/378239.379022 What is a DOI?

ABSTRACT

This paper first presents an analytical interconnect energy model with consideration of event coupling, which is not considered by the conventional $\frac{1}{2}CV^2$ model. Our energy calculation algorithm has the same time complexity as the $\frac{1}{2}CV^2$ model, and is several orders of magnitude faster than {\tt HSPICE} with less than 5% error. In comparison, the error of the $\frac{1}{2}CV^2$ model can be as high as 100%.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Jason Cong , Zhigang Pan , Lei He , Cheng-Kok Koh , Kei-Yong Khoo, Interconnect design for deep submicron ICs, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.478-485, November 09-13, 1997, San Jose, California, United States
	2	L.T.Pillage, R.A.Rohrer, "Asymptotic waveform evaluation for timing analysis", IEEE Transactions on Computer-Aided Design, vol.9, pp.352-366, 1990.
	3	Taku Uchino , Fumihiro Minami , Takashi Mitsuhashi , Nobuyuki Goto, Switching activity analysis using Boolean approximation method, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.20-25, November 05-09, 1995, San Jose, California, United States
	4	T.Uchino, J.Cong, "An Interconnect Energy Model Considering Coupling Effects", Technical Report 010003, UCLA Computer Science Department.

CITED BY 6

	Puneet Gupta , Andrew B. Kahng , Swamy Muddu, Quantifying Error in Dynamic Power Estimation of CMOS Circuits, Analog Integrated Circuits and Signal Processing, v.42 n.3, p.253-264, March 2005
	Takeshi Sakamoto , Takashi Yamada , Mamoru Mukuno , Yoshifumi Matsushita , Yasoo Harada , Hiroto Yasuura, Power analysis techniques for SoC with improved wiring models, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
	Yehia Massoud , Arthur Nieuwoudt, Modeling and design challenges and solutions for carbon nanotube-based interconnect in future high performance integrated circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.3, p.155-196, July 2006
	Debjit Sinha , DiaaEldin Khalil , Yehea Ismail , Hai Zhou, A timing dependent power estimation framework considering coupling, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
	Payam Heydari , Massoud Pedram, Interconnect Energy Dissipation in High-Speed ULSI Circuits, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.132, January 07-11, 2002
	Rahul Nagpal , Arvind Madan , Amrutur Bhardwaj , Y. N. Srikant, INTACTE: an interconnect area, delay, and energy estimation tool for microarchitectural explorations, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria