|
ABSTRACT
Boolean Satisfiability is probably the most studied of combinatorial optimization/search problems. Significant effort has been devoted to trying to provide practical solutions to this problem for problem instances encountered in a range of applications in Electronic Design Automation (EDA), as well as in Artificial Intelligence (AI). This study has culminated in the development of several SAT packages, both proprietary and in the public domain (e.g. GRASP, SATO) which find significant use in both research and industry. Most existing complete solvers are variants of the Davis-Putnam (DP) search algorithm. In this paper we describe the development of a new complete solver, Chaff, which achieves significant performance gains through careful engineering of all aspects of the search - especially a particularly efficient implementation of Boolean constraint propagation (BCP) and a novel low overhead decision strategy. Chaff has been able to obtain one to two orders of magnitude performance improvement on difficult SAT benchmarks in comparison with other solvers (DP or otherwise), including GRASP and SATO.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
|
| |
2
|
Bayardo, R. and Schrag, R.: Using CSP look-back techniques to solve real-world SAT instances, in Proc. of the 14th Nat. (US) Conf. on Artificial Intelligence (AAAI-97), AAAI Press/The MIT Press, 1997, pp. 203-208.
|
| |
3
|
|
| |
4
|
DIMACS benchmarks available at ftp://dimacs.rutgers.edu/pub/challenge/sat/benchmarks
|
| |
5
|
|
| |
6
|
|
| |
7
|
|
| |
8
|
|
| |
9
|
McAllester, D., Selman, B. and Kautz, H.: Evidence for invariants in local search, in Proceedings of AAAI'97, MIT Press, 1997, pp. 321-326.
|
| |
10
|
Stephan, P., Brayton, R., and Sangiovanni-Vencentelli, A., "Combinational Test Generation Using Satisfiability," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, 1167-1176, 1996.
|
| |
11
|
Velev, M., FVP-UNSAT.1.0, FVP-UNSAT.2.0, VLIW- SAT. 1.0, SSS-SAT.1.0, Superscalar Suite 1.0, Superscalar Suite 1.0a, Available from: http://www.ece.cmu.edu/mvelev
|
 |
12
|
|
| |
13
|
|
CITED BY 401
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Aarti Gupta , Anubhav Gupta , Zijiang Yang , Pranav Ashar, Dynamic detection and removal of inactive clauses in SAT with application in image computation, Proceedings of the 38th conference on Design automation, p.536-541, June 2001, Las Vegas, Nevada, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Ying Zhao , Sharad Malik , Matthew Moskewicz , Conor Madigan, Accelerating boolean satisfiability through application specific processing, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
|
|
|
|
|
|
Malay K. Ganai , Pranav Ashar , Aarti Gupta , Lintao Zhang , Sharad Malik, Combining strengths of circuit-based and CNF-based algorithms for a high-performance SAT solver, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
|
|
|
Henry Kautz , Eric Horvitz , Yongshao Ruan , Carla Gomes , Bart Selman, Dynamic restart policies, Eighteenth national conference on Artificial intelligence, p.674-681, July 28-August 01, 2002, Edmonton, Alberta, Canada
|
|
|
|
|
|
|
|
|
Aarti Gupta , Zijiang Yang , Pranav Ashar , Lintao Zhang , Sharad Malik, Partition-based decision heuristics for image computation using SAT and BDDs, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
|
|
|
|
|
|
|
|
|
|
|
|
Sagar Chaki , Edmund Clarke , Alex Groce , Somesh Jha , Helmut Veith, Modular verification of software components in C, Proceedings of the 25th International Conference on Software Engineering, May 03-10, 2003, Portland, Oregon
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Donald Chai , Alex Kondratyev , Yajun Ran , Kenneth H. Tseng , Yosinori Watanabe , Malgorzata Marek-Sadowska, Temporofunctional crosstalk noise analysis, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
|
|
|
|
|
|
|
|
|
|
|
|
Aarti Gupta , Malay Ganai , Chao Wang , Zijiang Yang , Pranav Ashar, Learning from BDDs in SAT-based bounded model checking, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
|
|
|
|
|
|
|
|
|
Fadi A. Aloul , Arathi Ramani , Igor L. Markov , Karem A. Sakallah, Generic ILP versus specialized 0-1 ILP: an update, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.450-457, November 10-14, 2002, San Jose, California
|
|
|
|
|
|
Feng Lu , Li-C. Wang , K.-T. (Tim) Cheng , John Moondanos , Ziyad Hanna, A signal correlation guided ATPG solver and its applications for solving difficult industrial cases, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
|
|
|
|
|
|
Xiaoyu Song , William N. N. Hung , Alan Mishchenko , Malgorzata Chrzanowska-Jeske , Andrew Kennings , Alan Coppola, Board-level multiterminal net assignment for the partial cross-bar architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.3, p.511-514, June 2003
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Enrico Giunchiglia , Massimo Narizzano , Armando Tacchella, Learning for quantified boolean logic satisfiability, Eighteenth national conference on Artificial intelligence, p.649-654, July 28-August 01, 2002, Edmonton, Alberta, Canada
|
|
|
|
|
|
Fadi A. Aloul , Arathi Ramani , Igor L. Markov , Karem A. Sakallah, ShatterPB: symmetry-breaking for pseudo-Boolean formulas, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.883-886, January 27-30, 2004, Yokohama, Japan
|
|
|
|
|
|
|
|
|
|
|
|
G. Parthasarathy , M. K. Iyer , K.-T. Cheng , L.-C. Wang, An efficient finite-domain constraint solver for circuits, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
|
|
|
|
|
|
|
|
|
|
|
|
Chao Wang , HoonSang Jin , Gary D. Hachtel , Fabio Somenzi, Refining the SAT decision ordering for bounded model checking, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
G. Parthasarathy , M. K. Iyer , K.-T. Cheng , Li. C. Wang, Efficient reachability checking using sequential SAT, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.418-423, January 27-30, 2004, Yokohama, Japan
|
|
|
|
|
|
|
|
|
|
|
|
Sean Safarpour , Görschwin Fey , Andreas Veneris , Rolf Drechsler, Utilizing don't care states in SAT-based bounded sequential problems, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Vinod Ganapathy , Sanjit A. Seshia , Somesh Jha , Thomas W. Reps , Randal E. Bryant, Automatic discovery of API-level exploits, Proceedings of the 27th international conference on Software engineering, May 15-21, 2005, St. Louis, MO, USA
|
|
|
Marcelo F. Frias , Juan P. Galeotti , Carlos G. López Pombo , Nazareno M. Aguirre, DynAlloy: upgrading alloy with actions, Proceedings of the 27th international conference on Software engineering, May 15-21, 2005, St. Louis, MO, USA
|
|
|
|
|
|
Himanshu Jain , Daniel Kroening , Natasha Sharygina , Edmund Clarke, Word level predicate abstraction and refinement for verifying RTL verilog, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Paul T. Darga , Mark H. Liffiton , Karem A. Sakallah , Igor L. Markov, Exploiting structure in symmetry detection for CNF, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Alexander Nareyek , Eugene C. Freuder , Robert Fourer , Enrico Giunchiglia , Robert P. Goldman , Henry Kautz , Jussi Rintanen , Austin Tate, Constraints and AI Planning, IEEE Intelligent Systems, v.20 n.2, p.62-72, March 2005
|
|
|
|
|
|
Fadi A. Aloul , Arathi Ramani , Igor L. Markov , Karem A. Sakallah, Solving difficult SAT instances in the presence of symmetry, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
|
|
|
|
|
|
Sebastian Danicic , Mohammed Daoudi , Chris Fox , Mark Harman , Robert M. Hierons , John R. Howroyd , Lahcen Ourabya , Martin Ward, ConSUS: a light-weight program conditioner, Journal of Systems and Software, v.77 n.3, p.241-262, September 2005
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Jin S. Zhang , Alan Mishchenko , Robert Brayton , Malgorzata Chrzanowska-Jeske, Symmetry detection for large Boolean functions using circuit representation, simulation, and satisfiability, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA
|
|
|
|
|
|
|
|
|
Gunnar Andersson , Per Bjesse , Byron Cook , Ziyad Hanna, A proof engine approach to solving combinational design automation problems, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
David Currie , Xiushan Feng , Masahiro Fujita , Alan J. Hu , Mark Kwan , Sreeranga Rajan, Embedded software verification using symbolic execution and uninterpreted functions, International Journal of Parallel Programming, v.34 n.1, p.61-91, Febraury 2006
|
|
|
Marco Bozzano , Roberto Bruttomesso , Alessandro Cimatti , Tommi Junttila , Silvio Ranise , Peter van Rossum , Roberto Sebastiani, Efficient theory combination via boolean search, Information and Computation, v.204 n.10, p.1493-1525, October 2006
|
|
|
|
|
|
|
|
|
|
|
|
Hana Chockler , Eitan Farchi , Ziv Glazberg , Benny Godlin , Yarden Nir-Buchbinder , Ishai Rabinovitz, Formal verification of concurrent software: two case studies, Proceeding of the 2006 workshop on Parallel and distributed systems: testing and debugging, July 17-17, 2006, Portland, Maine, USA
|
|
|
Görschwin Fey , Sean Safarpour , Andreas Veneris , Rolf Drechsler, On the relation between simulation-based and SAT-based diagnosis, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
|
|
|
|
|
|
Sean Safarpour , Andreas Veneris , Gregg Baeckler , Richard Yuan, Efficient SAT-based Boolean matching for FPGA technology mapping, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA
|
|
|
|
|
|
Katsumi Inoue , Takehide Soh , Seiji Ueda , Yoshito Sasaura , Mutsunori Banbara , Naoyuki Tamura, A competitive and cooperative approach to propositional satisfiability, Discrete Applied Mathematics, v.154 n.16, p.2291-2306, 1 November 2006
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Hratch Mangassarian , Andreas Veneris , Sean Safarpour , Farid N. Najm , Magdy S. Abadir, Maximum circuit activity estimation using pseudo-boolean satisfiability, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Hratch Mangassarian , Andreas Veneris , Sean Safarpour , Marco Benedetti , Duncan Smith, A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
|
|
|
|
|
|
|
|
|
|
|
|
Ramón Béjar , Felip Manyí , Alba Cabiscol , Cèsar Ferníndez , Carla Gomes, Regular-SAT: A many-valued approach to solving combinatorial problems, Discrete Applied Mathematics, v.155 n.12, p.1613-1626, June, 2007
|
|
|
|
|
|
|
|
|
Chi-An Wu , Ting-Hao Lin , Chih-Chun Lee , Chung-Yang (Ric) Huang, QuteSAT: a robust circuit-based SAT solver for complex circuit structure, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
|
|
|
Sriram Sankaranarayanan , Swarat Chaudhuri , Franjo Ivančić , Aarti Gupta, Dynamic inference of likely data preconditions over predicates by tree learning, Proceedings of the 2008 international symposium on Software testing and analysis, July 20-24, 2008, Seattle, WA, USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
M. Fahim Ali , A. Veneris , A. Smith , S. Safarpour , R. Drechsler , M. Abadir, Debugging sequential circuits using Boolean satisfiability, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.204-209, November 07-11, 2004
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
M. F. Ali , S. Safarpour , A. Veneris , M. S. Abadir , R. Drechsler, Post-verification debugging of hierarchical designs, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.871-876, November 06-10, 2005, San Jose, CA
|
|
|
Suchismita Roy , Sayantan Das , Prasenjit Basu , Pallab Dasgupta , P. P. Chakrabarti, SAT based solutions for consistency problems in formal property specifications for open systems, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.885-888, November 06-10, 2005, San Jose, CA
|
|
|
M. D. Nguyen , D. Stoffel , M. Wedler , W. Kunz, Transition-by-transition FSM traversal for reachability analysis in bounded model checking, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.1068-1075, November 06-10, 2005, San Jose, CA
|
|
|
|
|
|
N. Shekhar , P. Kalla , F. Enescu , S. Gopalakrishnan, Equivalence verification of polynomial datapaths with fixed-size bit-vectors using finite ring algebra, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.291-296, November 06-10, 2005, San Jose, CA
|
|
|
G. Parthasarathy , M. K. Iyer , K.-T. Cheng , F. Brewer, RTL SAT simplification by Boolean and interval arithmetic reasoning, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.297-302, November 06-10, 2005, San Jose, CA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Debasish Das , Kip Killpack , Chandramouli Kashyap , Abhijit Jas , Hai Zhou, Pessimism reduction in coupling-aware static timing analysis using timing and logic filtering, Proceedings of the 2008 conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
F. Lu , M. K. Iyer , G. Parthasarathy , L.-C. Wang , K.-T. Cheng , K. C. Chen, An Efficient Sequential SAT Solver With Improved Search Strategies, Proceedings of the conference on Design, Automation and Test in Europe, p.1102-1107, March 07-11, 2005
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Marco Bozzano , Roberto Bruttomesso , Alessandro Cimatti , Tommi Junttila , Peter Rossum , Stephan Schulz , Roberto Sebastiani, MathSAT: Tight Integration of SAT and Mathematical Decision Procedures, Journal of Automated Reasoning, v.35 n.1-3, p.265-293, October 2005
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Shujun Deng , Jinian Bian , Weimin Wu , Xiaoqing Yang , Yanni Zhao, EHSAT: an efficient RTL satisfiability solver using an extended DPLL procedure, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
|
|
|
|
|
|
|
|
|
Yiqiao Wang , Sheila A. McIlraith , Yijun Yu , John Mylopoulos, An automated approach to monitoring and diagnosing requirements, Proceedings of the twenty-second IEEE/ACM international conference on Automated software engineering, November 05-09, 2007, Atlanta, Georgia, USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Andre Suelflow , Goerschwin Fey , Roderick Bloem , Rolf Drechsler, Using unsatisfiable cores to debug multiple design errors, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA
|
|
|
|
|
|
Franjo Ivani , Zijiang Yang , Malay K. Ganai , Aarti Gupta , Pranav Ashar,
Efficient SAT-based bounded model checking for software verification, Theoretical Computer Science, v.404 n.3, p.256-274, September, 2008
|
|
|
|
|
|
|
|
|
Ian P. Gent , Chris Jefferson , Tom Kelsey , Inês Lynce , Ian Miguel , Peter Nightingale , Barbara M. Smith , S. Armagan Tarim, Search in the patience game ‘Black Hole’, AI Communications, v.20 n.3, p.211-226, August 2007
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Robert Wille , Hoang M. Le , Gerhard W. Dueck , Daniel Große, Quantified synthesis of reversible logic, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
|
|
|
|
|
|
|
|
|
|
|
|
Marco Maratea , Francesco Ricca , Wolfgang Faber , Nicola Leone, Look-back techniques and heuristics in DLV: Implementation, evaluation, and comparison to QBF solvers, Journal of Algorithms, v.63 n.1-3, p.70-89, January, 2008
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Andrew C. Ling , Stephen D. Brown , Jianwen Zhu , Sean Safarpour, Towards automated ECOs in FPGAs, Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Carlos Ansótegui , Alvaro del Val , Iván Dotú , Cèsar Fernández , Felip Manyà, Modeling choices in quasigroup completion: SAT vs. CSP, Proceedings of the 19th national conference on Artifical intelligence, p.137-142, July 25-29, 2004, San Jose, California
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Adam Kiezun , Vijay Ganesh , Philip J. Guo , Pieter Hooimeijer , Michael D. Ernst, HAMPI: a solver for string constraints, Proceedings of the eighteenth international symposium on Software testing and analysis, July 19-23, 2009, Chicago, IL, USA
|
|
|
|
|
|
Carlos Ansótegui , Ramón Béjar , César Fernàndez , Carla Gomes , Carles Mateu, The impact of balancing on problem hardness in a highly structured domain, Proceedings of the 21st national conference on Artificial intelligence, p.10-15, July 16-20, 2006, Boston, Massachusetts
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Ian P. Gent , Chris Jefferson , Ian Miguel, MINION: A Fast, Scalable, Constraint Solver, Proceeding of the 2006 conference on ECAI 2006: 17th European Conference on Artificial Intelligence August 29 -- September 1, 2006, Riva del Garda, Italy, p.98-102, May 22, 2006
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Christophe Lecoutre , Lakhdar Sais , Sébastien Tabary , Vincent Vidal, Nogood recording from restarts, Proceedings of the 20th international joint conference on Artifical intelligence, p.131-136, January 06-12, 2007, Hyderabad, India
|
|
|
Martin Gebser , Benjamin Kaufmann , André Neumann , Torsten Schaub, Conflict-driven answer set solving, Proceedings of the 20th international joint conference on Artifical intelligence, p.386-392, January 06-12, 2007, Hyderabad, India
|
|
|
Elena Kelareva , Olivier Buffet , Jinbo Huang , Sylvie Thiébaux, Factored planning using decomposition trees, Proceedings of the 20th international joint conference on Artifical intelligence, p.1942-1947, January 06-12, 2007, Hyderabad, India
|
|
|
|
|
|
|
|
|
Agostino Dovier , Andrea Formisano , Enrico Pontelli, An experimental comparison of constraint logic programming and answer set programming, Proceedings of the 22nd national conference on Artificial intelligence, p.1622-1625, July 22-26, 2007, Vancouver, British Columbia, Canada
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|