Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip

Full text

Pdf (285 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 38th annual Design Automation Conference table of contents

Las Vegas, Nevada, United States

Pages: 518 - 523

Year of Publication: 2001

ISBN:1-58113-297-2

Authors

Damien Lyonnard	SLS Group, TIMA Laboratory, 46 Avenue Félix Viallet, 38031 Grenoble, France
Sungjoo Yoo	SLS Group, TIMA Laboratory, 46 Avenue Félix Viallet, 38031 Grenoble, France
Amer Baghdadi	SLS Group, TIMA Laboratory, 46 Avenue Félix Viallet, 38031 Grenoble, France
Ahmed A. Jerraya	SLS Group, TIMA Laboratory, 46 Avenue Félix Viallet, 38031 Grenoble, France

Sponsors

EDAC : Electronic Design Automation Consortium
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 8, Downloads (12 Months): 87, Citation Count: 43

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/378239.379015 What is a DOI?

ABSTRACT

We present a design flow for the generation of application-specific multiprocessor architectures. In the flow, architectural parameters are first extracted from a high-level system specification. Parameters are used to instantiate architectural components, such as processors, memory modules and communication networks. The flow includes the automatic generation of communication coprocessor that adapts the processor to the communication network in an application-specific way. Experiments with two system examples show the effectiveness of the presented design flow.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	B. Ackland et al. A Single-Chip 1.6 Billion 16-b MAC/s Multiprocessor DSP. Custom Integrated Circuits Conference, 1999.
	2	A. Baghdadi , D. Lyonnard , N. Zergainoh , A. Jerraya, An efficient architecture model for systematic design of application-specific multiprocessor SoC, Proceedings of the conference on Design, automation and test in Europe, p.55-63, March 2001, Munich, Germany
	3	Reinaldo A. Bergamaschi , William R. Lee, Designing systems-on-chip using cores, Proceedings of the 37th conference on Design automation, p.420-425, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337526]
	4	Coware, Inc. N2C. available at http://www.coware.com/coware N2C.html.
	5	David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
	6	D.D.Gajski,J.Zhu,R.D . o mer, A. Gerstlauer, and S. Zhao. SpecC: Specification Language and Methodology. Kluwer Academic Publishers., 2000.
	7	L. Guthier , S. Yoo , A. Jerraya, Automatic generation and targeting of application specific operating systems and embedded systems software, Proceedings of the conference on Design, automation and test in Europe, p.679-685, March 2001, Munich, Germany
	8	Thomas Gleerup , Hans Holten-Lund , Jan Madsen , Steen Pedersen, Memory architecture for efficient utilization of SDRAM: a case study of the computation/memory access trade-off, Proceedings of the eighth international workshop on Hardware/software codesign, p.51-55, May 2000, San Diego, California, United States [doi>10.1145/334012.334022]
	9	Pierre Guerrier , Alain Greiner, A generic architecture for on-chip packet-switched interconnections, Proceedings of the conference on Design, automation and test in Europe, p.250-256, March 27-30, 2000, Paris, France [doi>10.1145/343647.343776]
	10	Françoise Harmsze , Adwin Timmer , Jef van Meerbergen, Memory arbitration and cache management in stream-based systems, Proceedings of the conference on Design, automation and test in Europe, p.257-262, March 27-30, 2000, Paris, France [doi>10.1145/343647.343777]
	11	M. Homewood and M. McLaren. Meiko CS-2 Interconnect Elan- Elite Design. Proc. of Hot Interconnects, pages 2.1.1-4, Aug. 1993.
	12	IBM. The CoreConnect TM Bus Architecture. avail-able at http://www.chips.ibm.com/ product/ coreconnect/ docs/ crcon wp.pdf, 1999.
	13	IBM, Inc. 28.4G Packet Routing Switch. Networking Technology Datasheets, available at http://www.chips.ibm.com/ product/ coreconnect/ docs/ crcon wp.pdf.
	14	J. Kuskin , D. Ofelt , M. Heinrich , J. Heinlein , R. Simoni , K. Gharachorloo , J. Chapin , D. Nakahira , J. Baxter , M. Horowitz , A. Gupta , M. Rosenblum , J. Hennessy, The Stanford FLASH multiprocessor, Proceedings of the 21ST annual international symposium on Computer architecture, p.302-313, April 18-21, 1994, Chicago, Illinois, United States
	15	Kanishka Lahiri , Anand Raghunathan , Ganesh Lakshminarayana , Sujit Dey, Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips, Proceedings of the 37th conference on Design automation, p.513-518, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337561]
	16	J. A. J. Leijten et al. PROPHID: A Heterogeneous Multi-Processor Architecture for Multimedia. Proc. Int'l Conference on Computer Design, 1997.
	17	J. A. J. Leijten , J. L. van Meerbergen , A. H. Timmer , J. A. G. Jess, Stream communication between real-time tasks in a high-performance multiprocessor, Proceedings of the conference on Design, automation and test in Europe, p.125-131, February 23-26, 1998, Le Palais des Congrés de Paris, France
	18	Christopher K. Lennard , Patrick Schaumont , Gjalt de Jong , Anssi Haverinen , Pete Hardee, Standards for system-level design: practical reality or solution in search of a question?, Proceedings of the conference on Design, automation and test in Europe, p.576-585, March 27-30, 2000, Paris, France [doi>10.1145/343647.343859]
	19	Hua Lin , Wayne Wolf, Co-design of interleaved memory systems, Proceedings of the eighth international workshop on Hardware/software codesign, p.46-50, May 2000, San Diego, California, United States [doi>10.1145/334012.334021]
	20	Roman L. Lysecky , Frank Vahid , Tony D. Givargis, Experiments with the peripheral virtual component interface, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain [doi>10.1145/501790.501836]
	21	T. Mattson et al. An Overview of the Intel TFLOPS Supercomputer. Intel Technology Journal, 1st quarter 1998.
	22	R. S. Nikhil , G. M. Papadopoulos , Arvind, T: a multithreaded massively parallel architecture, Proceedings of the 19th annual international symposium on Computer architecture, p.156-167, May 19-21, 1992, Queensland, Australia
	23	Sonics, Inc. Sonics -Networks, Technical Overview. Networking Technology Datasheets, available at http://www.sonicsinc.com/Documents/Overview.pdf, June 2000.
	24	Synopsys, Inc. SystemC, Version 2.0. available at http://www.systemc.org/.
	25	TIA/EIA-95A. Mobile Station-Base Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular Systems. 1995.
	26	Steven Vercauteren , Bill Lin , Hugo De Man, Constructing application-specific heterogeneous embedded architectures from custom HW/SW applications, Proceedings of the 33rd annual conference on Design automation, p.521-526, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240617]
	27	S. Yoo, J. Lee, J. Jung, K. Rha, Y. Cho, and K. Choi. Fast Prototyping of an IS-95 CDMA Cellular Phone: a Case Study. Proc. the 6th Conference of Asia Pacific Chip Design Languages, pages 61-66, Oct. 1999.

CITED BY 43

	Sungjoo Yoo , Gabriela Nicolescu , Damien Lyonnard , Amer Baghdadi , Ahmed A. Jerraya, A generic wrapper architecture for multi-processor SoC cosimulation and design, Proceedings of the ninth international symposium on Hardware/software codesign, p.195-200, April 2001, Copenhagen, Denmark
	Wander O. Cesário , Gabriela Nicolescu , Lovic Gauthier , Damien Lyonnard , Ahmed A. Jerraya, Colif: A Design Representation for Application-Specific Multiprocessor SOCs, IEEE Design & Test, v.18 n.5, p.8-20, September 2001
	Samy Meftali , Ferid Gharsalli , Frederic Rousseau , Ahmed A. Jerraya, An optimal memory allocation for application-specific multiprocessor system-on-chip, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
	Andreas Gerstlauer , Daniel D. Gajski, System-level abstraction semantics, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
	Robertas Damaševičius , Giedrius Majauskas , Vytautas Štuikys, Application of design patterns for hardware design, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Samar Abdi , Dongwan Shin , Daniel Gajski, Automatic communication refinement for system level design, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Wander O.Cesário , Damien Lyonnard , Gabriela Nicolescu , Yanick Paviot , Sungjoo Yoo , Ahmed A.Jerraya , Lovic Gauthier , Mario Diaz-Nava, Multiprocessor SoC Platforms: A Component-Based Design Approach, IEEE Design & Test, v.19 n.6, p.52-63, November 2002
	B. D. Theelen , A. C. Verschueren , V. V. Reyes Suárez , M. P. J. Stevens , A. Nuñez, A scalable single-chip multi-processor architecture with on-chip RTOS kernel, Journal of Systems Architecture: the EUROMICRO Journal, v.49 n.12-15, p.619-639, December 2003
	Férid Gharsalli , Damien Lyonnard , Samy Meftali , Frédéric Rousseau , Ahmed A. Jerraya, Unifying memory and processor wrapper architecture in multiprocessor SoC design, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
	Taeweon Suh , Hsien-Hsin S. Lee , Douglas M. Blough, Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 1, IEEE Micro, v.24 n.4, p.33-41, July 2004
	W. Cesário , L. Gauthier , D. Lyonnard , G. Nicolescu , A. A. Jerraya, Object-based hardware/software component interconnection model for interface design in system-on-a-chip circuits, Journal of Systems and Software, v.70 n.3, p.229-244, March 2004
	W. Cesário , A. Baghdadi , L. Gauthier , D. Lyonnard , G. Nicolescu , Y. Paviot , S. Yoo , A. A. Jerraya , M. Diaz-Nava, Component-based design approach for multicore SoCs, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Ferid Gharsalli , Samy Meftali , Frédéric Rousseau , Ahmed A. Jerraya, Automatic generation of embedded memory wrapper for multiprocessor SoC, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Jaehwan Lee , Vincent John Mooney, III , Anders Daleby , Karl Ingström , Tommy Klevin , Lennart Lindh, A comparison of the RTU hardware RTOS with a hardware/software RTOS, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan
	Xinping Zhu , Wei Qin , Sharad Malik, Modeling operation and microarchitecture concurrency for communication architectures with application to retargetable simulation, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden
	Dongwan Shin , Samar Abdi , Daniel D. Gajski, Automatic generation of bus functional models from transaction level models, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.756-758, January 27-30, 2004, Yokohama, Japan
	Flávio R. Wagner , Wander O. Cesário , Luigi Carro , Ahmed A. Jerraya, Strategies for the integration of hardware and software IP components in embedded systems-on-chip, Integration, the VLSI Journal, v.37 n.4, p.223-252, September 2004
	Dongwan Shin , Andreas Gerstlauer , Rainer Dömer , Daniel D. Gajski, Automatic network generation for system-on-chip communication design, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA
	Sudeep Pasricha , Nikil Dutt , Elaheh Bozorgzadeh , Mohamed Ben-Romdhane, Floorplan-aware automated synthesis of bus-based communication architectures, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Sudeep Pasricha , Nikil Dutt , Mohamed Ben-Romdhane, Automated throughput-driven synthesis of bus-based communication architectures, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	JoAnn M. Paul , Christopher M. Eatedali , Donald E. Thomas, The design context of concurrent computation systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado
	M. Anouar Dziri , Firaz Samet , Flavio Rech Wagner , Wander O. Cesário , Ahmed A. Jerraya, Combining architecture exploration and a path to implementation to build a complete SoC design flow from system specification to RTL, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan
	Sujan Pandey , Manfred Glesner, Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA
	Sudeep Pasricha , Nikil D. Dutt , Elaheh Bozorgzadeh , Mohamed Ben-Romdhane, FABSYN: floorplan-aware bus architecture synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.3, p.241-253, March 2006
	Sujan Pandey , Manfred Glesner, Simultaneous on-chip bus synthesis and voltage scaling under random on-chip data traffic, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.10, p.1111-1124, October 2007
	Dongwan Shin , Andreas Gerstlauer , Junyu Peng , Rainer Dömer , Daniel D. Gajski, Automatic generation of transaction level models for rapid design space exploration, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
	Ilya Issenin , Nikil Dutt, Data reuse driven energy-aware MPSoC co-synthesis of memory and communication architecture for streaming applications, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
	Arun Kejariwal , Alexander V. Veidenbaum , Alexandru Nicolau , Milind Girkarmark , Xinmin Tian , Hideki Saito, Challenges in exploitation of loop parallelism in embedded applications, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
	Hristo Nikolov , Todor Stefanov , Ed Deprettere, Multi-processor system design with ESPAM, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
	Riad Ben Mouhoub , Omar Hammami, MOCDEX: multiprocessor on chip multiobjective design space exploration with direct execution, EURASIP Journal on Embedded Systems, v.2006 n.1, p.12-12, January 2006
	Flávio R. Wagner , Wander Cesário , Ahmed A. Jerraya, Hardware/software IP integration using the ROSES design environment, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.3, p.17-es, July 2007
	Riad Ben Mouhoub , Omar Hammami, System-Level Design Methodology with Direct Execution For Multiprocessors on SoPC, Proceedings of the 7th International Symposium on Quality Electronic Design, p.781-788, March 27-29, 2006
	Kyeong Keol Ryu , Vincent J. Mooney III, Automated Bus Generation for Multiprocessor SoC Design, Proceedings of the conference on Design, Automation and Test in Europe, p.10282, March 03-07, 2003
	Mark Thompson , Hristo Nikolov , Todor Stefanov , Andy D. Pimentel , Cagkan Erbas , Simon Polstra , Ed F. Deprettere, A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria
	Mohamed-Anouar Dziri , W. Cesário , Flávio R. Wagner , A. A. Jerraya, Unified Component Integration Flow for Multi-Processor SoC Design and Validation, Proceedings of the conference on Design, automation and test in Europe, p.21132, February 16-20, 2004
	Taeweon Suh , Douglas M. Blough , Hsien-Hsin S. Lee, Supporting Cache Coherence in Heterogeneous Multiprocessor Systems, Proceedings of the conference on Design, automation and test in Europe, p.21150, February 16-20, 2004
	Akash Kumar , Shakith Fernando , Yajun Ha , Bart Mesman , Henk Corporaal, Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.3, p.1-27, July 2008
	H. Nikolov , M. Thompson , T. Stefanov , A. Pimentel , S. Polstra , R. Bose , C. Zissulescu , E. Deprettere, Daedalus: toward composable multimedia MP-SoC design, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California
	Chong Sun , Li Shang , Robert P. Dick, Three-dimensional multiprocessor system-on-chip thermal optimization, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria
	Sujan Pandey , Rolf Drechsler, Robust on-chip bus architecture synthesis for MPSoCs under random tasks arrival, Proceedings of the 2008 conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea
	Xiangrong Zhou , Chenjie Yu , Alokika Dash , Peter Petrov, Application-aware snoop filtering for low-power cache coherence in embedded multiprocessors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-25, January 2008
	Rainer Dömer , Andreas Gerstlauer , Junyu Peng , Dongwan Shin , Lukai Cai , Haobo Yu , Samar Abdi , Daniel D. Gajski, System-on-chip environment: a SpecC-based framework for heterogeneous MPSoC design, EURASIP Journal on Embedded Systems, v.2008 n.3, p.1-13, January 2008
	Sujan Pandey , Rolf Drechsler, Slack allocation based co-synthesis and optimization of bus and memory architectures for MPSoCs, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany