Publicly detectable techniques for the protection virtual components

ABSTRACT

Highlighted with the newly released intellectual property (IP) protection white paper by VSI Alliance, the protection of virtual components (VCs) has received a large amount of attention recently. Digital signature is one of the most promising solutions among the known protection mechanisms. However, the trade-off between hard-to-attack and easy-to-detect and the lack of efficient detection schemes are the major obstacles for digital signatures to thrive. In this paper, we propose a new watermarking method which (i) allows the watermark to be public detected without forensic experts, (ii) gives little advantage to attackers for forgery, and (iii) does not lose the strength of protection provided by other watermarking techniques. The basic idea is to make part of the watermark public. We explain the concept of this public- private watermark and discuss the generation and embedding of such marks. We use popular VLSI CAD problems, namely technology mapping, partitioning, graph coloring, FPGA design, and Boolean satisfiability, to demonstrate its easy detectability, high credibility, low design overhead, and robustness. Finally, this technique is compatible with all the known watermarking and fingerprinting techniques.

REFERENCES

• 1: Andrew E. Caldwell , Hyun-Jin Choi , Andrew B. Kahng , Stefanus Mantik , Miodrag Potkonjak , Gang Qu , Jennifer L. Wong, Effective iterative techniques for fingerprinting design IP, Proceedings of the 36th ACM/IEEE conference on Design automation, p.843-848, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310083]
• 2: E. Charbon. "Hierarchical Watermarking in IC Design", IEEE 1998 Custom Integrated Circuits Conference, pp. 295-298, May 1998.
• 3: Edoardo Charbon , Ilhami Torunoglu, Copyright protection of designs based on multi source IPs, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.591-595, November 07-11, 1999, San Jose, California, United States
• 4: Inki Hong , Miodrag Potkonjak, Behavioral synthesis techniques for intellectual property protection, Proceedings of the 36th ACM/IEEE conference on Design automation, p.849-854, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310085]
• 5: A. B. Kahng , J. Lach , W. H. Mangione-Smith , S. Mantik , I. L. Markov , M. Potkonjak , P. Tucker , H. Wang , G. Wolfe, Watermarking techniques for intellectual property protection, Proceedings of the 35th annual conference on Design automation, p.776-781, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277240]
• 6: Andrew B. Kahng , Darko Kirovski , Stefanus Mantik , Miodrag Potkonjak , Jennifer L. Wong, Copy detection for intellectual property protection of VLSI designs, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.600-605, November 07-11, 1999, San Jose, California, United States
• 7: Darko Kirovski , Yean-Yow Hwang , Miodrag Potkonjak , Jason Cong, Intellectual property protection by watermarking combinational logic synthesis solutions, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.194-198, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288609]
• 8: Darko Kirovski , David Liu , Jennifer Wong , Miodrag Potkonjak, Forensic engineering techniques for VLSI CAD tools, Proceedings of the 37th conference on Design automation, p.581-586, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337584]
• 9: J. Lach, W.H. Mangione-Smith, and M. Potkonjak. "FPGA Fingerprinting Techniques for Protecting Intellectual Property", Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, pp. 299-302, May 1998.
• 10: Arlindo L. Oliveira, Robust techniques for watermarking sequential circuit designs, Proceedings of the 36th ACM/IEEE conference on Design automation, p.837-842, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310082]
• 11: R.L. Rivest. 'The MD5 Message-Digest Algorithm", http:// www.cis.ohio-state.edu/htbin/rfc/rfc1321.html, April 1992.
• 12: Naveed A. Sherwani, Algorithms for VLSI Physcial Design Automation, Kluwer Academic Publishers, Norwell, MA, 1998
• 13: Virtual Socket Interface Alliance. "Architecture Document Version 1.0", March 1997.
• 14: Virtual Socket Interface Alliance. "Intellectual Property Protection White Paper: Schemes, Alternatives and Discussion Version 1.0", September 2000.

INDEX TERMS

Primary Classification:
  K. Computing Milieux
  K.4 COMPUTERS AND SOCIETY
      K.4.4 Electronic Commerce
          Subjects: Intellectual property

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

  K. Computing Milieux
  K.5 LEGAL ASPECTS OF COMPUTING
  K.6 MANAGEMENT OF COMPUTING AND INFORMATION SYSTEMS

General Terms:
Design, Legal Aspects, Measurement, Performance, Security, Theory