Inductance 101: analysis and design issues

ABSTRACT

With operating frequencies approaching the gigahertz range, inductance is becoming an increasingly important consideration in the design and analysis of on-chip interconnect. In this paper, we give a tutorial overview of the analysis and design issues related to on-chip inductance effects.We explain the complexity of the current flow in VLSI circuits. We discuss the applicability of the PEEC approach in a detailed circuit model of the signal and power grid interconnect, switching devices, power pads and the package. Fur-ther, we explain techniques that can be used to speed-up simulation of the large PEEC model. We then discuss a simplified model that uses the so-called loop inductance approach, and compare it with the detailed model.We present experimental results, obtained from simulations of industrial circuits, for both the PEEC and loop models. We also cover design techniques that can help tackle the on-chip inductance issues.

REFERENCES

• 1: Deutsch, A., et al, "When are Transmission-Line Effects Important for On-Chip Interconnections?," IEEE Transactions on Microwave Theory and Techniques, Oct. 1997, pp 1836-1847
• 2: Ruehli, A. E., "Inductance Calculations in a Complex Integrated Circuit Environment," IBM Journal of Research and Development, Sept. 1972, pp 470-481
• 3: He, L., et al, "An Efficient Inductance Modeling for Onchip Interconnects," CICC, May 1999, pp 457-460
• 4: Kaushik Gala , Vladimir Zolotov , Rajendran Panda , Brian Young , Junfeng Wang , David Blaauw, On-chip inductance modeling and analysis, Proceedings of the 37th conference on Design automation, p.63-68, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337313]
• 5: Byron Krauter , Sharad Mehrotra, Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis, Proceedings of the 35th annual conference on Design automation, p.303-308, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277133]
• 6: Sinha, A., et al, "Mesh-Structured On-Chip Power/Ground: Design for Minimum Inductance and Characterization for Fast R, L Extraction," CICC, May 1999, pp 461-464
• 7: Kamon, M., et al, "FASTHENRY: A Multipole-Accelerated 3-D Inductance Extraction Program," IEEE Transactions on MTT, Sept. 1994, pp 1750-1758
• 8: Chern, J. H., et al, "Multilevel metal capacitance models for CAD design synthesis systems," IEEE Electron Device Letters vol.13, no.1 pp 32-40
• 9: Sinclair, A. J., et al, "Analysis and Design of Transmission- Line Structures by means of the Geometric Mean Distance," IEEE Africon, Sept. 1996, pp 1062-1065
• 10: Grover, F. W., Inductance Calculations: Working Formulas and Tables, Dover Publications, New York, 1946
• 11: Hoer C., et al, "Exact Inductance Equations for Rectangular Conductors with Applications to More Complicated Geometries," Journal of Research of the National Bureau of Standards, April-June 1965, pp 127-137
• 12: Rajendran Panda , David Blaauw , Rajat Chaudhry , Vladimir Zolotov , Brian Young , Ravi Ramaraju, Model and analysis for combined package and on-chip power grid simulation, Proceedings of the 2000 international symposium on Low power electronics and design, p.179-184, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344574]
• 13: Byron Krauter , Lawrence T. Pileggi, Generating sparse partial inductance matrices with guaranteed stability, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.45-52, November 05-09, 1995, San Jose, California, United States
• 14: Zhijiang He , Mustafa Celik , Lawrence Pileggi, SPIE: sparse partial inductance extraction, Proceedings of the 34th annual conference on Design automation, p.137-140, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266050]
• 15: Shepard, K. L., et al, "Return-Limited Inductances: A Practical Approach to On-Chip Inductance Extraction," IEEE Trans. CAD, Vol 19, April 2000, pp 425-436
• 16: Michael Beattie , Satrajit Gupta , Lawrence Pileggi, Hierarchical interconnect circuit models, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 17: Anirudh Devgan , Hao Ji , Wayne Dai, How to efficiently capture on-chip inductance effects: introducing a new circuit element K, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 18: Michael W. Beattie , Lawrence T. Pileggi, IC analyses including extracted inductance models, Proceedings of the 36th ACM/IEEE conference on Design automation, p.915-920, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310098]
• 19: Krauter, B., et al., "Including Inductive Effects in Interconnect Timing Analysis," CICC, May 1999, pp 445-452
• 20: Altan Odabasioglu , Mustafa Celik , Lawrence T. Pileggi, PRIMA: passive reduced-order interconnect macromodeling algorithm, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.58-65, November 09-13, 1997, San Jose, California, United States
• 21: Lei He , Kevin M. Lepak, Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization, Proceedings of the 2000 international symposium on Physical design, p.55-60, May 2000, San Diego, California, United States [doi>10.1145/332357.332374]
• 22: Yehia Massoud , Steve Majors , Tareq Bustami , Jacob White, Layout techniques for minimizing on-chip interconnect self inductance, Proceedings of the 35th annual conference on Design automation, p.566-571, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277194]
• 23: Guoan Zhong , Cheng Kok Koh , Kaushik Roy, A twisted-bundle layout structure for minimizing inductive coupling noise, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California

INDEX TERMS

Primary Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability

  I. Computing Methodologies
  I.6 SIMULATION AND MODELING

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Experimentation, Measurement, Performance, Theory