Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

For multiple coupled RLC nets, we formulate the min-area simultaneous shield insertion and net ordering SINO/NB-&ngr; problem to satisfy the given noise bound. We develop an efficient and conservative model to compute the peak noise, and apply the noise model to a simulated-annealing (SA) based algorithm for the SINO/NB-&ngr; problem. Extensive and accurate experiments show that the SA-based algorithm is efficient, and always achieves solutions satisfying the given noise bound. It uses up to 71\% and 30\% fewer shields when compared to a greedy based shield insertion algorithm and a separated shield insertion and net ordering algorithm, respectively. To the best of our knowledge, it is the first work that presents an in-depth study on the min-area SINO problem under an explicit noise constraint.

REFERENCES

• 1: Jason Cong , Cheng-Kok Koh, Interconnect layout optimization under higher-order RLC model, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.713-720, November 09-13, 1997, San Jose, California, United States
• 2: Tianxiong Xue , Ernest S. Kuh , Qinjian Yu, A Sensitivity-Based Wiresizing Approach to Interconnect Optimization of Lossy Transmission Line Topologies, Proceedings of the 1996 IEEE Multi-Chip Module Conference (MCMC '96), p.117, February 06-07, 1996
• 3: Yehea I. Ismail , Eby G. Friedman, Effects of inductance on the propagation delay and repeater insertion in VLSI circuits, Proceedings of the 36th ACM/IEEE conference on Design automation, p.721-724, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310042]
• 4: Lei He , Kevin M. Lepak, Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization, Proceedings of the 2000 international symposium on Physical design, p.55-60, May 2000, San Diego, California, United States [doi>10.1145/332357.332374]
• 5: Guoan Zhong , Cheng Kok Koh , Kaushik Roy, A twisted-bundle layout structure for minimizing inductive coupling noise, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 6: K. M. Lepak, I. Luwandi, and L. He, "Simultaneous shield insertion and net ordering under explicit noise constraint," Tech. Rep. ECE-00-006, University of Wisconsin, 2000.
• 7: L. He, N. Chang, S. Lin, and O. S. Nakagawa, "An efficient inductance modeling for on-chip interconnects," in IEEE CICC, pp. 457-460, 1999.
• 8: Jason Cong , Lei He , Andrew B. Kahng , David Noice , Nagesh Shirali , Steve H.-C. Yen, Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodology, Proceedings of the 34th annual conference on Design automation, p.627-632, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266303]
• 9: Shen Lin , Norman Chang , Sam Nakagawa, Quick On-Chip Self- and Mutual-Inductance Screen, Proceedings of the 1st International Symposium on Quality of Electronic Design, p.513, March 20-22, 2000

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability

  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Signal processing systems

  I. Computing Methodologies
  I.5 PATTERN RECOGNITION
      I.5.4 Applications
          Subjects: Signal processing

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Algorithms, Design, Experimentation, Measurement, Performance, Theory