IC design in high-cost nanometer-technologies era

ABSTRACT

Nanometer IC technologies are on the horizon. They promise a lot. But will cost a lot as well. Therefore, we need to ask today: How may the billions of dollars, that we will have to spent on nanometer-fablines, affect IC design domain? This paper attempts to address the above question by analyzing the design-manufacturing interface. A partial answer is derived from a simple transistor cost model proposed in the body of the paper.

REFERENCES

• 1: G. Moore, "VLSI: Some Fundamental Changes," IEEE Spectrum, Vol. 16, No. 4, 1979, pp. 79-87.
• 2: The International Technology Roadmap for Semiconductors, 1999 Edition.
• 3: Wojciech Maly, Cost of silicon viewed from VLSI design perspective, Proceedings of the 31st annual conference on Design automation, p.135-142, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196311]
• 4: W. Maly, "High Levels of IC Manufacturability: One of the Necessary Prerequisites of the 1997 SIA Roadmap," Proc. of IEDM-98, San Francisco, CA, pp. 759 - 762.
• 5: J. Alvarez, et al, "450MHz PowerPC Microprocessor with Enhanced Instruction Set and Copper Interconnect," Proc. of ISSCC 1999, MP 5.6.
• 6: Y. W. Kim, et al, "A 0.25um 600GHz 1.5V Ol 54b ALPHA Microprocessor," Proc. of ISSCC 1999, WP 25.4.
• 7: G. Northrop, et al, "600 MHz G5/390 Microprocessor," Proc. of ISSCC1999, MP 5.2.
• 8: S. Hesley, et al, "A 7 th -Generation x86 Microprocessor," Proc. of ISSCC1999, MP 5.4.
• 9: P. Barnes, "A 500MHz 64b RISC CPU with 1.5 MB On- Chip Cache," Proc. of ISSCC 1999, MP 5.1
• 10: S. Fischer, et al, "A 600MHz IA-32 Microprocessor with Enhanced Data Streaming for Graphics and Video," Proc. of ISSCC 1999, MP 5.7.
• 11: J. Schutz, et al, "A 450MHz IA32 P5 Family Microprocessor," Proc of ISSCC 1998, FP 15.4.
• 12: R. Stephany, et al, 'A 200MHz 32b 0.5W CMOS RISC Microprocessor," Proc. of ISSCC 1998, FP 15.5.
• 13: N. Rohrer, et al, "A 480MHz RISC Microprocessor in a 0.12~m Leff CMOS Technology with Copper Interconnects," Proc. of ISSCC 1998, FP 15.6.
• 14: K. Suzuki, et al, 'A 500MHz 32b 0.4~m CMOS RISC Processor LSI," Proc. of ISSCC 1994, TP 12.7. M10 D. Dobberpuhl, et al, "A 200MHz 64b Dual-Issue CMOS Microprocessor," Proc. of ISSCC 1992, TA 6.2.
• 15: D. Allen, et al, "A 0.2~m 1.8V S01 550MHz 64b PowerPC Microprocessor with Copper Interconnects," Proc. of ISSCC 1999, WP 25.7
• 16: D. Draper, et al, "Circuit Techniques in a 266- MHz MMX Enabled Processor," Journal of Solid State Circuits, Vol. 32, No. 11, pp 1650- 1664.
• 17: P. Turgeon, et al, "Storage Hierarchy to Support a 600MHz G5 S/390 Microprocessor," Proc. of ISSCC 1999, MP5.3.
• 18: G. Braceras, et al, "A 940 MHz Data-Rate 8Mb CMOS SRAM," Proc. of ISSCC 1999, TA 11.5.
• 19: C. Zhao, et al, "An 18Mb, 12, GB/s CMOS Pipeline-Burst Cache SRAM with 1.54Gb/s/pin," Proc. of ISSCC1999, TA 11.6.
• 20: T. Saito, et. al, "A 622Mb/s CMOS ATM Switch Access LSI with Maintenance Cycle Interleaved Pipeline Architecture," Proc. of ISSCC1999, TA 9.4.
• 21: G. Kizhepat, "A Single-Chip MPEG-2 Video Audio and System Encoder," Proc. of ISSCC 1999, TP 15.6.
• 22: F. Lu, et al, "A Single-Chip Universal Burst Receiver for Cable Modem/Digital Cable-TV Applications," IEEE 2000 Custom Integrated Circuits Conference," pp. 311 - 314.
• 23: J. Lachman, et al, "A 500 MHz 1.5MB Cache with On-Chip CPU, " Proc. of ISSCC 1999, TA 11.2.
• 24: H. Nambu, et al, "A 1.8ns Access, 550MHz 4.5Mb CMOS SRAM," Proc. of ISSCC 1998, SP 22.7.
• 25: B. Bateman, et al, "A 450MHz 512kB Second- Level Cache with a 3.6GB/s Data Bandwidth," Proc. of ISSCC 1998, SP 22.6.
• 26: K. Kulargi, et al, "A Microprocessor with a 128b CPU, 10 Floating-Point MAC's, 4 Floating-Point Dividers, and an MPEG2 Decoder," Proc. of ISSCC 1999, TP 15.1.
• 27: T. Saito, et. al, "A 622Mb/s CMOS ATM Switch Access LSI with Maintenance Cycle Interleaved Pipeline Architecture," ISSCC 1999, TA 9.4.
• 28: G. Kizhepat, "A Single-Chip MPEG-2 Video Audio and System Encoder," Proc. of ISSCC 1999, TP 15.6.
• 29: F. Lu, et al, "A Single-Chip Universal Burst Receiver for Cable Modem/Digital Cable-TV Applications," IEEE 2000 Custom Integrated Circuits Conference," pp. 311 - 314
• 30: W. Maly, H. Jacobs and A. Kersch, "Estimation of Wafer Cost for Technology Design," in Proc. IEDM-93, Washington D.C., Dec. 5-8, 1993, pp. 35.6.1 - 35.6.4.
• 31: Y. Fei, P. Simon and W. Maly, "New Yield Models for DSM Manufacturing" IEDM 2000, San Francisco, December 10-13, 2000 pp. 845-848
• 32: J. Khare, D. Feltham and W. Maly, "Accurate Estimation of Defect-Related Yield Loss in Reconfigurable VLSI Circuits," IEEE Journal of Solid State Circuits, Feb. 1993, No. 2, pp. 146-156.
• 33: M. Niewczas, W. Maly and A.J. Strojwas, "An Algorithm for Determining Repetitive Patterns in Very Large IC layouts", in IEEE Transactions on CAD April 1999, Vol. 18, No. 4, pp. 494-501.
• 34: D. Ciplickas, A. Strojwas, X. Li, R. Vallishayee, and W. Maly, "Advanced Yield Learning Through Predictive Micro-Yield Modeling," Proc. of ISSM '98, Tokyo, Japan, pp. 315-318, Oct. 1998.
• 35: W. Maly , H. T. Heineken , J. Khare , P. K. Nag, Design-manufacturing interface: Part I — vision, Proceedings of the conference on Design, automation and test in Europe, p.550-556, February 23-26, 1998, Le Palais des Congrés de Paris, France

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Simulation

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Measurement, Performance, Theory

Keywords:
IC layout regularity, IC technology trends, cost modeling of IC design and manufacturing, design of ICs, nanometer-technologies