Future performance challenges in nanometer design

ABSTRACT

We highlight several fundamental challenges to designing high-performance integrated circuits in nanometer-scale technologies (i.e. draRita Glover, EDA Today, L.C.wn feature sizes< 100 nm). Dynamic power scaling trends lead to major packaging problems. To alleviate these concerns, tMarc Halpernhermal monitoring and feedback mechanisms can limit worst-case dissipation and reduce costs. Furthermore, a flexible multi-Vdd + multi-Vth + re-sizing approach is advocated to leverage the inherent properties of ultra-small MOSFETs and limit both dynamic and static power. Alternative global signaling strategies such as differential and low-swing drivers are recommended in order to curb the power requirements of cross-chip communication. Finally, potential power delivery challenges are addressed with respect to ITRS packaging predictions.

REFERENCES

• 1: http://public.itrs.net, ITRS, 2000 update.
• 2: Y. Cao, et al., "New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation," Proc. CICC, pp. 201-204, 2000.
• 3: Personal communication, Pin Su & Charles Kuo.
• 4: R. Viswanath, et al., "Thermal performance challenges from silicon to systems," Intel Technology Journal, 3 rd quarter, 2000.
• 5: I. Aller, et al., "CMOS circuit technology for sub-ambient temperature operation," Proc. ISSCC, pp. 214-215, 2000.
• 6: David Brooks , Margaret Martonosi, Dynamic Thermal Management for High-Performance Microprocessors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.171, January 20-24, 2001
• 7: S.H. Gunther, et al., "Managing the impact of increasing microprocessor power consumption," Intel Technology Journal, 1 st quarter, 2001.
• 8: Michael K. Gowan , Larry L. Biro , Daniel B. Jackson, Power considerations in the design of the Alpha 21264 microprocessor, Proceedings of the 35th annual conference on Design automation, p.726-731, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277226]
• 9: Dennis Sylvester , Kurt Keutzer, Getting to the bottom of deep submicron II: a global wiring paradigm, Proceedings of the 1999 international symposium on Physical design, p.193-200, April 12-14, 1999, Monterey, California, United States [doi>10.1145/299996.300073]
• 10: Ron Ho , Ken Mai , Hema Kapadia , Mark Horowitz, Interconnect scaling implications for CAD, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.425-429, November 07-11, 1999, San Jose, California, United States
• 11: Rory McInerney , Kurt Leeper , Troy Hill , Heming Chan , Bulent Basaran , Lance McQuiddy, Methodology for repeater insertion management in the RTL, layout, floorplan and fullchip timing databases of the Itanium microprocessor, Proceedings of the 2000 international symposium on Physical design, p.99-104, May 2000, San Diego, California, United States [doi>10.1145/332357.332383]
• 12: Hui Zhang , Varghese George , Jan M. Rabaey, Low-string on-chip signaling techniques: effectiveness and robustness, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.264-272, June 2000 [doi>10.1109/92.845893]
• 13: Y. Massoud, et al., "Differential signaling in crosstalk avoidance strategies for physical synthesis," Proc. TAU, 2000.
• 14: D. G. Chinnery , K. Keutzer, Closing the gap between ASIC and custom: an ASIC perspective, Proceedings of the 37th conference on Design automation, p.637-642, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337602]
• 15: Willaim J. Dally , Andrew Chang, The role of custom design in ASIC Chips, Proceedings of the 37th conference on Design automation, p.643-647, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337604]
• 16: IBM SA-27E ASIC standard cell datasheet.
• 17: P. Hurat, "Beyond physical synthesis," SNUG Europe 2001.
• 18: K. Usami, et al., "Automated low-power technique exploiting multiple supply voltages applied to a media processor," IEEE J. Solid-State Circ., pp. 463-472, Mar. 1998.
• 19: M. Takahashi, et al., "A 60-mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme," IEEE J. Solid-State Circ., pp. 1772-1780, Nov. 1998.
• 20: Kimiyoshi Usami , Mark Horowitz, Clustered voltage scaling technique for low-power design, Proceedings of the 1995 international symposium on Low power design, p.3-8, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224083]
• 21: C. Akrout, et al, "A 480MHz RISC microprocessor in a 0.12....m Leff CMOS technology with copper interconnects," IEEE J. Solid-State Circ., pp. 1609- 1616, Nov. 1998.
• 22: Supamas Sirichotiyakul , Tim Edwards , Chanhee Oh , Jingyan Zuo , Abhijit Dharchoudhury , Rajendran Panda , David Blaauw, Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing, Proceedings of the 36th ACM/IEEE conference on Design automation, p.436-441, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309975]
• 23: Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999 [doi>10.1109/40.782564]
• 24: R. Chau, et al., "30nm physical gate length CMOS transistors with 1.0ps NMOS and 1.7ps PMOS gate delays," Proc. IEDM, pp. 45-48, 2000.
• 25: S. Song, et al., "CMOS device scaling beyond 100nm," Proc. IEDM, pp. 235- 238, 2000.
• 26: H. Wakabayashi, et al., "45-nm gate length CMOS technology and beyond using steep halo," Proc. IEDM, pp. 49-52, 2000.
• 27: M.Mehrotra, et al., "A 1.2V, sub-0.09~m gate length CMOS technology," Proc. IEDM, pp. 419-422, 1999.
• 28: I.Y. Yang, et al., "Sub-60nm physical gate length SOI CMOS," Proc. IEDM, pp. 431-434, 1999.
• 29: A. Ono, et al., "A 70nm gate length CMOS technology with 1.0V operation," VLSI Symp. Tech., pp. 14-15, 2000.
• 30: M. Rodder, et al., "A scaled 1.8V, 0.18~m gate length CMOS technology: device design and reliability considerations," Proc IEDM, pp. 415-418, 1995.
• 31: L. Su, et al, "A high-performance 0.08~m CMOS," VLSI Symp. Tech., pp. 12- 13, 1996.
• 32: K. Chen and C. Hu, "Performance and Vdd scaling in deep submicrometer CMOS," IEEE J. Solid-State Circ., pp. 1586-1589, Oct. 1998.
• 33: C. Hu, "Device and technology impact on low power electronics," in Low Power Design Methodologies, ed. Jan Rabaey, Kluwer, pp. 21-35, 1996.
• 34: S. Mutoh, et al., "1V Multi-Threshold CMOS DSP with an efficient power management technique for mobile phone application", Proc. ISSCC, pp. 168- 169, 1996.
• 35: J.T. Kao and A.P. Chandrakasan, "Dual-threshold voltage techniques for lowpower digital circuits," IEEE J. Solid-State Circ., pp. 1009-1018, Jul. 2000.
• 36: T. Kuroda, et al., "A 0.9V, 150MHz, 10mW, 4mm 2 , 2-DCT core processor with variable VT scheme," IEEE J. Solid-State Circ., pp. 1770-1778, Nov. 1996.
• 37: H. Kawaguchi, et al., "A CMOS scheme for 0.5V supply voltage with picoampere standby current," Proc. ISSCC, pp. 192-193, 1998.
• 38: Mark C. Johnson , Dinesh Somasekhar , Kaushik Roy, Leakage control with efficient use of transistor stacks in single threshold CMOS, Proceedings of the 36th ACM/IEEE conference on Design automation, p.442-445, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309976]
• 39: Liqiong Wei , Zhanping Chen , Kaushik Roy , Mark C. Johnson , Yibin Ye , Vivek K. De, Design and optimization of dual-threshold circuits for low-voltage low-power applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.16-24, March 1999 [doi>10.1109/92.748196]
• 40: S. Tyagi, et al., "A 130nm generation logic technology featuring 70nm transistors, dual-Vt transistors and 6 layers of Cu interconnects," Proc. IEDM, pp. 567- 570, 2000.
• 41: http://www-device.eecs.berkeley.edu/~dennis/BACPAC, see also: http://vlsicad.cs.ucla.edu/GSRC/GTX
• 42: Jason M. Musicer , Jan Rabaey, MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments, Proceedings of the 2000 international symposium on Low power electronics and design, p.102-107, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344532]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

Additional Classification:
  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Measurement, Performance, Theory