A parallel processor architecture for graphics arithmetic operations

ABSTRACT

Interactive 3D graphics applications require significant arithmetic processing to handle complex models, particularly if realistic rendering techniques are used. Current semiconductor technology cannot provide the necessary performance without some form of multi-processing.This paper describes a graphics processor architecture which can be configured with an arbitrary number of identical processors operating in parallel. Each of the parallel processors can be programmed identically as if it were a single processor system, substantially simplifying software development and allowing complex rendering functions to take advantage of the multiple processors. The architecture described is able to achieve extremely high performance while allowing the price/performance of the system to be optimized for a given application.Techniques are described for handling graphics command distribution, sequencing of commands which must be processed in order, parallel processing of graphics primitive picking, and handling inquiry (read-back) commands.

REFERENCES

• 1: James H. Clark, The Geometry Engine: A VLSI Geometry System for Graphics, ACM SIGGRAPH Computer Graphics, v.16 n.3, p.127-133, July 1982
• 2: Fuchs, H. and Poulton, J., "Pixel-Planes: A VLS1-Oriented Design for a Raster Graphics Engine," VLSI Design, No. 3 (1981), 20.
• 3: Jack Goldfeather , Jeff P M Hultquist , Henry Fuchs, Fast constructive-solid geometry display in the pixel-powers graphics system, ACM SIGGRAPH Computer Graphics, v.20 n.4, p.107-116, Aug. 1986
• 4: Haruo Niimi , Yoshirou Imai , Masayoshi Murakami , Shinji Tomita , Hiroshi Hagiwara, A parallel processor system for three-dimensional color graphics, ACM SIGGRAPH Computer Graphics, v.18 n.3, p.67-76, July 1984
• 5: Torborg, John G., "Computer Graphics System Having Arbitrary Number of Parallel Arithmetic Processors," US Patent Application, (1987).
• 6: van Dam. A., et. al., "PHIGS+ Functional Description Rev. 2," Jointly developed PHIGS+ specification. (1987) Contact Andries van Dam - Committee Chairman, Stellar Computer Inc., 100 Wells Ave., Newton, MA, 02159. (1987).

INDEX TERMS

Primary Classification:
  B. Hardware
  B.2 ARITHMETIC AND LOGIC STRUCTURES
      B.2.1 Design Styles
          Subjects: Parallel

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Parallel processors**

  I. Computing Methodologies
  I.3 COMPUTER GRAPHICS
      I.3.5 Computational Geometry and Object Modeling
          Subjects: Geometric algorithms, languages, and systems

General Terms:
Design, Measurement, Performance