Parameterised system design based on genetic algorithms

ABSTRACT

A recent reduction in the time to market has led to the development of a new approach to IP-based design in which a highly parametric pre-designed system-on-a-chip is configured according to the application it will have to execute. The greatest problems in this area regard exploration of the range of possible system configurations in search of the optimal configuration for a given system. There are, in fact, a number of parameters involved (bus sizes, cache configurations, software algorithms, etc.), each of which has a great impact on design constraints such as area, power and performance. An exhaustive analysis of all possible configurations is thus computationally unfeasible. In this paper we propose using genetic algorithms to determine the optimal configuration for a highly parametric system. The approach is applied to the search for the optimal configuration (in terms of area, power and mean access time) of a memory hierarchy involved in a given application.

REFERENCES

• 1: CPU info center. http://mm, eecs. berkeley, edu/CIC/.
• 2: Trace database, Parallel Architecture Research Laboratory, New Mexico State University. hl;tp://tracsbaso.nmsu.edu/.
• 3: TMS320C6211 cache analysis. Texas Instruments, Sept. 1998.
• 4: Gianluca Albera , R. Iris Bahar, Power/Performance Advantages of Victim Buffer in High-Performance Processors, Proceedings of the IEEE Alessandro Volta Memorial Workshop on Low-Power Design, p.43, March 04-05, 1999
• 5: C. A. C. Coello. Treating constraints as objectives for single.objective evolutionary optimization. Technical report, Laboratorio Nacional de Informatica Avanzada, Rebsmen 80, Xalapa, Veracruz 91090, Mexico, 2000.
• 6: J. Edler and M. D. Hill. Dinero IV, release 7. http://etw.cs.gisc.odu/markhill/DinorolVl 6 Feb. 1998.
• 7: Michael Eisenring , Lothar Thiele , Eckart Zitzler, Conflicting Criteria in Embedded System Design, IEEE Design & Test, v.17 n.2, p.51-59, April 2000 [doi>10.1109/54.844334]
• 8: C. M. Fonseca and P. J. Fleming. An overview of evolutionary algorithms in multiobjective optimization. Evolutionary Computation, 3(1):1-16, 1995.
• 9: Steve Fu , Michael J. Flynn, Performance and Area Analysis of Processor Configurations with Scaling of Technology, Stanford University, Stanford, CA, 1994
• 10: Jeffrey D. Gee , Mark D. Hill , Dionisios N. Pnevmatikatos , Alan Jay Smith, Cache Performance of the SPEC92 Benchmark Suite, IEEE Micro, v.13 n.4, p.17-27, July 1993 [doi>10.1109/40.229711]
• 11: Tony Givargis , Frank Vahid, Interface exploration for reduced power in core-based systems, Proceedings of the 11th international symposium on System synthesis, p.117-122, December 02-04, 1998, Hsinchu, Taiwan, China
• 12: Tony D. Givargis , Jörg Henkel , Frank Vahid, Interface and cache power exploration for core-based embedded system design, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.270-273, November 07-11, 1999, San Jose, California, United States
• 13: Tony D. Givargis , Frank Vahid, Parameterized system design, Proceedings of the eighth international workshop on Hardware/software codesign, p.98-102, May 2000, San Diego, California, United States [doi>10.1145/334012.334031]
• 14: Tony Givargis , Frank Vahid , Jörg Henkel, A hybrid approach for core-based system-level power modeling, Proceedings of the 2000 conference on Asia South Pacific design automation, p.141-146, January 2000, Yokohama, Japan [doi>10.1145/368434.368593]
• 15: J. J. Grefenstette. A User's Guide to GENESIS, Oct. 1990.
• 16: John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
• 17: D. Krfining and S. M. Miiller. The impact of write-bach on the cache performance. In Prec. 18th IASTED International Conference on Applied lnformatics, lnnsbruck (AI'2000), pages 213-217. ACTA Press, 2000.
• 18: Enric Musoll , Tomás Lang , Jordi Cortadella, Working-zone encoding for reducing the energy in microprocessor address buses, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.568-572, Dec. 1998 [doi>10.1109/92.736129]
• 19: Osamu Okuzawa , Michael J. Flynn, A Performance/Area Workbench for Cache Memory Design, Stanford University, Stanford, CA, 1994
• 20: G. Reinman and N. Jouppi. An integrated cache timing and power model. Technicd report, COMPAQ Western Research Lab, Palo Alto, 1999.
• 21: C. Romero, M. "lmiz, and D. Jones. Goal programming, compromise programming and reference point method formulations: linkages and utility interpretations. Journal of the Operational Research 8ociety, (49):986-991, 1998.
• 22: Synopsys, Inc. CoWare, Inc. Frontier Design, Inc. SystemC 0.91 User's Guide.
• 23: Frank Vahid , Tony Givargis, The case for a configure-and-execute paradigm, Proceedings of the seventh international workshop on Hardware/software codesign, p.59-63, March 1999, Rome, Italy [doi>10.1145/301177.301211]

INDEX TERMS

Primary Classification:
  D. Software
  D.4 OPERATING SYSTEMS

Additional Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS

General Terms:
Design, Experimentation, Management, Theory

Keywords:
exploration of system configurations, genetic algorithms, parameterised systems