Modeling and evaluation of hardware/software designs

ABSTRACT

We introduce the foundation of a system modeling environment targeted at capturing the anticipated interactions of hardware and software behaviors — not just their co-execution. Key to our approach is the separation of external and internal design testbenches. We use a frequency interleaved scheduling foundation ideally suited to our approach because it allows unrestricted hardware and software modeling, a mix of untimed and timed software, and a layered approach using software schedulers and protocols to resolve software to resource time budgets. We illustrate our approach by discussing how architectural corner cases that arise due to interacting hardware and software behaviors can be a meaningful digital modeling concept. In addition to characterizing the response of a system when viewed as a black box, we characterize the response of the design to anticipated design changes. We include examples and simulation results.

REFERENCES

• 1: JoAnn M. Paul , Simon N. Peffers , Donald E. Thomas, A codesign virtual machine for hierarchical, balanced hardware/software system modeling, Proceedings of the 37th conference on Design automation, p.390-395, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337506]
• 2: JoAnn M. Paul , Simon N. Peffers , Donald E. Thomas, Frequency interleaving as a codesign scheduling paradigm, Proceedings of the eighth international workshop on Hardware/software codesign, p.131-135, May 2000, San Diego, California, United States [doi>10.1145/334012.334037]
• 3: C.L. Seitz. "System Timing:' Introduction to VLSI Systems. C. Mead, L. Conway. Reading, MA: Addison-Wesley, 1980.
• 4: David B. Skillicorn , Domenico Talia, Models and languages for parallel computation, ACM Computing Surveys (CSUR), v.30 n.2, p.123-169, June 1998 [doi>10.1145/280277.280278]
• 5: Donald E. Thomas , Philip R. Moorby, The Verilog hardware description language (4th ed.), Kluwer Academic Publishers, Norwell, MA, 1998
• 6: Bran Selic, Turning clockwise: using UML in the real-time domain, Communications of the ACM, v.42 n.10, p.46-54, Oct. 1999 [doi>10.1145/317665.317675]
• 7: D. Gajski, E Vabid, S. Narayan, J. Gong. "SpecSyn: An Environment Supporting the Specify-Explore-Refine Paradigm for Hardware/Software System Design" IEEE Trans. VLM, '98.
• 8: Yanbing Li , Wayne Wolf, Hardware/software co-synthesis with memory hierarchies, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.430-436, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.289066]
• 9: Ross B. Ortega , Gaetano Borriello, Communication synthesis for distributed embedded systems, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.437-444, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.289067]
• 10: Jean-Marc Daveau , Gilberto Marchioro , Ahmed Amine Jerraya, Hardware/software co-design of an ATM network interface card: a case study, Proceedings of the 6th international workshop on Hardware/software codesign, p.111-115, March 15-18, 1998, Seattle, Washington, United States
• 11: Felice Balarin , Massimiliano Chiodo , Paolo Giusto , Harry Hsieh , Attila Jurecska , Luciano Lavagno , Claudio Passerone , Alberto Sangiovanni-Vincentelli , Ellen Sentovich , Kei Suzuki , Bassam Tabbara, Hardware-software co-design of embedded systems: the POLIS approach, Kluwer Academic Publishers, Norwell, MA, 1997
• 12: Luciano Lavagno , Ellen Sentovich, ECL: a specification environment for system-level design, Proceedings of the 36th ACM/IEEE conference on Design automation, p.511-516, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309989]
• 13: J. Davis H, M. Goel, C. Hylands, B. Kienhuls, E. Lee, et. al, "Overview of the Ptolemy Project," ERL Technical Report UCB/ERL No. M99/37, Dept. EECS, Berkeley. July 1999.
• 14: Wan-Teh Chang , Soonhoi Ha , Edward A. Lee, Heterogeneous Simulation—Mixing Discrete-Event Models with Dataflow, Journal of VLSI Signal Processing Systems, v.15 n.1-2, p.127-144, Jan. 1997 [doi>10.1023/A:1007930622942]
• 15: http://www.inmet.com/sldl/
• 16: http://www.systemc.org/
• 17: http://www.mathworks.com

INDEX TERMS

Primary Classification:
  D. Software
  D.2 SOFTWARE ENGINEERING

Additional Classification:
  I. Computing Methodologies
  I.6 SIMULATION AND MODELING

General Terms:
Design, Theory

Keywords:
computer system modeling and simulation, digital system design, hardware/software codesign