POSE: a parallel object-oriented synthesis environment

ABSTRACT

Design automation tools and methodologies always encounter a problem of how systems may be designed efficiently, including issues such as static modeling and dynamic manipulation of system parts. With the rapid progress of design technology, the continuously increasing number of different choices per system part and the growing complexity of today's systems, the efficiency of the design environment is not only a major concern now, but will also be a demanding problem in the near future. In contrast to heuristic methods, a novel environment called POSE is proposed that increases efficiency during design without losing optimality in the final design results. System parts are modeled using the popular object-oriented modeling technique and are dynamically manipulated using the parallel design technique. A complete integration of object-oriented and parallel techniques is one of the major feature of POSE. Common problems related to parallel design such as emptiness and deadlock are also elegantly solved within POSE. Experimental results and formal analysis based on POSE all show its practical and theoretical usefulness. POSE can be used at any level of synthesis as long as off-the-shelf building-blocks manipulation is required. POSE can be applied especially to system-level synthesis, whose targets can be parallel computer architectures, systems-on-chip, or embedded systems. We will show how POSE has been applied to ICOS, a recently proposed synthesis methodology. Furthermore, POSE can be easily integrated with other heuristic design methodologies to allow increased design efficiency.

REFERENCES

• 1: V. De Antonellis , B. Pernici, Reusing specifications through refinement levels, Data & Knowledge Engineering, v.15 n.2, p.109-133, April 1995 [doi>10.1016/0169-023X(94)00033-B]
• 2: W. P. Birmingham , A. P. Gupta , D. P. Siewiorek, The MICON system for computer design, Proceedings of the 26th ACM/IEEE conference on Design automation, p.135-140, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74406]
• 3: BROOKS, F., GROSS,R.R.,AND HEATH, L. S. 1984. Transfer of software methodology to VLSI design. TR 84-007. University of North Carolina at Chapel Hill, Chapel Hill, NC.
• 4: Moon Jung Chung , Sangchul Kim, An object-oriented VHDL design environment, Proceedings of the 27th ACM/IEEE conference on Design automation, p.431-436, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123328]
• 5: R. Dutta , J. Roy , R. Vemuri, Distributed design-space exploration for high-level synthesis systems, Proceedings of the 29th ACM/IEEE conference on Design automation, p.644-650, June 08-12, 1992, Anaheim, California, United States
• 6: GADIENT,A.J.AND THOMAS, D. E. 1993. A dynamic approach to controlling high-level synthesis CAD tools. IEEE Trans. Very Large Scale Integr. Syst. 1, 3 (Sept.), 328-341.
• 7: GROSS, R. R. 1985. Using software technology to specify abstract interfaces in VLSI design. TR-85-017. University of North Carolina at Chapel Hill, Chapel Hill, NC.
• 8: GUPTA,A.P.,BIRMINGHAM,W.P.,AND SIEWIOREK, D. P. 1993. Automating the design of computer systems. IEEE Trans. Comput.-Aided Des. Integr. Circuits 12, 4 (Apr.), 473-487.
• 9: Pao-Ann Hsiung , Chung-Hwang Chen , Trong-Yen Lee , Sao-Jie Chen, ICOS: an intelligent concurrent object-oriented synthesis methodology for multiprocessor systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.2, p.109-135, April 1998 [doi>10.1145/290833.290834]
• 10: Pao-Ann Hsiung , Sao-Jie Chen , Tsung-Chien Hu , Shih-Chiang Wang, PSM: an object-oriented synthesis approach to multiprocessor system design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.1, p.83-97, March 1996 [doi>10.1109/92.486083]
• 11: HSIUNG, P.-A., LEE, T.-Y., AND CHEN, S.-J. 1997. MOBnet: An extended Petri net model for the concurrent object-oriented system-level synthesis of multiprocessor systems. IEICE Trans. Inf. Syst. E80-D, 2 (Feb.), 232-242.
• 12: Pao-Ann Hsiung , Trong-Yen Lee , Sao-Jie Chen, Object-Oriented Technology Transfer to Multiprocessor System-Level Synthesis, Proceedings of the Technology of Object-Oriented Languages and Systems-Tools - 24, p.284, September 01-01, 1997
• 13: Eric Q. Kang , Rung-Bin Lin , Eugene Shragowitz, Fuzzy logic approach to VLSI placement, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.489-501, Dec. 1994 [doi>10.1109/92.335016]
• 14: Sanjaya Kumar , James H. Aylor , Barry W. Johnson , Wm. A. Wulf, Object-Oriented Techniques in Hardware Design, Computer, v.27 n.6, p.64-70, June 1994 [doi>10.1109/2.294857]
• 15: Yang Kyu Lee , Sung Joo Park, OPNets: an object-oriented high-level Petri net model for real-time system modeling, Journal of Systems and Software, v.20 n.1, p.69-86, Jan. 1993 [doi>10.1016/0164-1212(93)90049-4]
• 16: R.-B. Lin , E. Shragowitz, Fuzzy logic approach to placement problem, Proceedings of the 29th ACM/IEEE conference on Design automation, p.153-158, June 08-12, 1992, Anaheim, California, United States
• 17: MITCHELL,T.M.,MAHADEVAN, S., AND STEINBERG, L. I. 1985. LEAP: A learning apprentice for VLSI design. In Proceedings of the 9th Conference on IJCAI (IJCAI). 573-580.
• 18: PARNAS, D. L. 1985. The modular structure of complex systems. IEEE Trans. Softw. Eng. SE-11, 3 (Mar.), 259-266.
• 19: M Razaz , J Gan, Fuzzy set based initial placement for IC layout, Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
• 20: James Rumbaugh , Michael Blaha , William Premerlani , Frederick Eddy , William Lorensen, Object-oriented modeling and design, Prentice-Hall, Inc., Upper Saddle River, NJ, 1991
• 21: D. E. Thomas , E. M. Dirkes , R. A. Walker , J. V. Rajan , J. A. Nestor , R. L. Blackburn, The system architect's workbench, Proceedings of the 25th ACM/IEEE conference on Design automation, p.337-343, June 12-15, 1988, Atlantic City, New Jersey, United States
• 22: TOBIAS, J. R. 1981. LSI/VLSI building blocks. IEEE Computer 14, 8 (Aug.), 83-101.
• 23: M. T. Trick , S. W. Director, LASSIE: structure to layout for behavioral synthesis tools, Proceedings of the 26th ACM/IEEE conference on Design automation, p.104-109, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74401]

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

Additional Classification:
  B. Hardware
  B.m MISCELLANEOUS
      Subjects: Design management

General Terms:
Design

Keywords:
design-completion check, hardware synthesis, object-oriented technology, parallel design, synthesis rollback