ACM Home Page
Please provide us with feedback. Feedback
Slicing floorplan with clustering constraints
Full text PdfPdf (360 KB)
Source Asia and South Pacific Design Automation Conference archive
Proceedings of the 2001 Asia and South Pacific Design Automation Conference table of contents
Yokohama, Japan
Pages: 503 - 508  
Year of Publication: 2001
ISBN:0-7803-6634-4
Authors
Wing Seung Yuen  Department of Computer Science and Engineering, The Chinese University of Hong Kong
Fung Yu Young  Department of Computer Science and Engineering, The Chinese University of Hong Kong
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
IPSJ : Information Processing Society of Japan
IEEE HK CAS : IEEE HK CAS and Comm. Joint Chapter
IEICE : Inst of Electronics, Info & Communication Engineers
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 0,   Downloads (12 Months): 16,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/370155.370520
What is a DOI?

ABSTRACT

In floorplan design it is useful to allow users to specify placement constraints in the final packing. Clustering constraint is one kind of placement constraint in which a given set of modules are restricted to be geometrically adjacent to one another. The wiring cost can be reduced by putting modules with a lot of connections closely together. Designers may also need this type of placement constraint to pack the modules according to their functionality. In this paper, a method addressing clustering constraint in slicing floorplan is presented. A linear time algorithm is deviced to locate neighboring modules in a normalized Polish expression and re-arrange the modules in order to satisfy the constraints. Experiments were performed on some benchmarks and the results are promising.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
 
3
[3] H. Murata, K. Fujiyoshi, and M. Kaneko, "VLSI/PCB placement with obstacles based on sequence-pair," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, pp. 60-68, Jan. 1998.
 
4
5
6
 
7
 
8
 
9
 
10
11
 
12
[12] F.Y. Young and D. F. Wong, "Slicing floorplans with boundary constraints," in Proceeding of IEEE Asia South Pacific Design Automation Conference, pp. 17-20, 1999.

Collaborative Colleagues:
Wing Seung Yuen: colleagues
Fung Yu Young: colleagues