A system level memory power optimization technique using multiple supply and threshold voltages

ABSTRACT

A system level approach for a memory power reduction is proposed in this paper. The basic idea is allocating frequently executed object codes into a small subprogram memory and optimizing supply voltage and threshold voltage of the subprogram memory. Since large scale memory contains a lot of direct paths from power supply to round, power dissipation caused by subthreshold leakage current is more serious than dynamic power dissipation. Our approach optimizes the size of subprogram memory, supply voltage, and threshold voltage so as to minimize memory power dissipation including static power dissipation caused by leakage current. A heuristic algorithm which determines code allocation, supply voltage, and threshold voltage simultaneously so as to minimize power dissipation of memories is proposed as well. Our experiments with some benchmark programs demonstrate significant energy reductions up to 80% over a program memory which does not employ our approach.

REFERENCES

• 1: Nikolaos Bellas Ibrahim Hajj , George Stamoulis , N. Bellas , C. Polychronopoulos, Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors, Proceedings of the 1998 international symposium on Low power electronics and design, p.70-75, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280788]
• 2: S.Mutoh S.Date,N.Shibata and J.Y mada.1- V,30-MHz Memory-Macrocell-Circuit Technology with 0.5 um Multi-threshold CMOS.In Proc. of IEEE Symposium on Low Power Electronics , pages 90 -91,1994.
• 3: T.Hiramoto and M.T kamiya."Low Power and Low Voltage MOSFETs with Variable Threshold Voltage Controlled by Back-Bias ".IEICE Trans. on Electronics ,E83 -C(2):161 -169,February 2000.
• 4: H.Shinohara T.Yoshihara H.T kagi S.Nagao S.Kayano M.Yoshimoto,K.Anami and T.Nakano."A Divided Word-Line Structure in the Staticture in the Static RAM and its Application to 64K Full CMOS RAM ".IEEE Journal of Solid-State Circuits ,pages 479 -485,June 1983.
• 5: M.Isobe,J.Matsunaga,T.Sakurai,T.Ohtani,K. Sawada,H.Nozawa,T.Iszuk and S.Kohyama. "A Low Power 46ns 256K bit CMOS Static RAM with Dynamic Double Word Line ".IEEE Journal of Solid State Circuits ,SC-19(5):578 -585,May 1984.
• 6: Edwin de Angel , Earl E. Swartzlander, Jr., Survey of low power techniques for ROMs, Proceedings of the 1997 international symposium on Low power electronics and design, p.7-11, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263274]
• 7: Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Synthesis of application-specific memories for power optimization in embedded systems, Proceedings of the 37th conference on Design automation, p.300-303, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337424]
• 8: Tohru Ishihara , Hiroto Yasuura, A power reduction technique with object code merging for application specific embedded processors, Proceedings of the conference on Design, automation and test in Europe, p.617-623, March 27-30, 2000, Paris, France [doi>10.1145/343647.343871]
• 9: John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996

INDEX TERMS

Primary Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES

Additional Classification:
  B. Hardware
  B.1 CONTROL STRUCTURES AND MICROPROGRAMMING
      B.1.4 Microprogram Design Aids
          Subjects: Optimization
  B.8 Performance and Reliability

  G. Mathematics of Computing
  G.1 NUMERICAL ANALYSIS

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

  K. Computing Milieux
  K.6 MANAGEMENT OF COMPUTING AND INFORMATION SYSTEMS
      K.6.2 Installation Management
          Subjects: Benchmarks

General Terms:
Design, Experimentation, Performance, Standardization, Theory