An efficient analytical model of coupled on-chip RLC interconnects

ABSTRACT

In this paper, we present a new decoupled model for two coupled transmission lines with consideration of the inductive effect. It maps two coupled lines into two completely isolated lines with separated drivers and receivers, and has no loss of accuracy during the decoupling procedure. Further, we derive a closed-form time domain response for an isolated transmission line using a one-segment RLC II model. Combining the two models, we have an analytical time-domain solution to two coupled transmission lines. The model gives satisfied results for up to 5000 um-long lines when compared to SPICE simulation over an accurate distributed RLC circuit model, and can be used to model on-chip wires in the layout design, logic synthesis and high level design.

REFERENCES

• 1: Jason Cong , Lei He , Cheng-Kok Koh , Patrick H. Madden, Performance optimization of VLSI interconnect layout, Integration, the VLSI Journal, v.21 n.1-2, p.1-94, Nov. 1996 [doi>10.1016/S0167-9260(96)00008-9]
• 2: Jason Cong , Zhigang Pan , Lei He , Cheng-Kok Koh , Kei-Yong Khoo, Interconnect design for deep submicron ICs, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.478-485, November 09-13, 1997, San Jose, California, United States
• 3: Tom Dhaene and Daniel De Zutter, "Selection of Lumped Element Models for Coupled Lossy Transmission Lines", IEEE Transactions on Computer- Aided Design, Vol. 11, No. 7, pp.805-815, July, 1992.
• 4: A. R. Djordjevic, T. K. Sarkar and R. F. Harrinton, "Time Domain Response of Multiconductir Transmission Lines", Proc. IEEE, vol. 75, pp.743-764, June 1987.
• 5: E. Elmore, "The Transient Response of Damped Linear Network with Particular Regard to Wideband Amplifiers", Journal of Applied Physics, pp.55-63, Jan, 1948.
• 6: Youxin Gao , D. F. Wong, Shaping a VLSI wire to minimize delay using transmission line model, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.611-616, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.289096]
• 7: K. D. Granzow "Digital Transmission Lines", Oxford University Press, 1998
• 8: Lei He , Kevin M. Lepak, Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization, Proceedings of the 2000 international symposium on Physical design, p.55-60, May 2000, San Diego, California, United States [doi>10.1145/332357.332374]
• 9: L. He and M. Xu, "Characteristics and Modeling for On-Chip Inductive Coupling", Univ. of Wisconsin-Madison Technique Report, ECE-00-01. http://eda.ece.wisc.edu/publications.html
• 10: Y. I. Ismail, E. G. Friedman and J. L. Neves, "Equivalent Elmore Delay for RLC Trees", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 1, Jan 2000.
• 11: Sudhakar Muddu , Andrew B. Kahng, Optimal equivalent circuits for interconnect delay calculations using moments, Proceedings of the conference on European design automation, p.164-169, September 19-23, 1994, Grenoble, France
• 12: Byron Krauter , Rohini Gupta , John Willis , Lawrence T. Pileggi, Transmission line synthesis, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.358-363, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217555]
• 13: Tuyen V. Nguyen, Efficient simulation of lossy and dispersive transmission lines, Proceedings of the 31st annual conference on Design automation, p.622-627, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196594]
• 14: Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
• 15: T. Sakuri, "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSI's", IEEE Transactions on Electron Devices, vol. 40, pp. 118-124, Jan. 1993.
• 16: Kevin T. Tang , Eby G. Friedman, Interconnect coupling noise in CMOS VLSI circuits, Proceedings of the 1999 international symposium on Physical design, p.48-53, April 12-14, 1999, Monterey, California, United States [doi>10.1145/299996.300020]
• 17: V. K. Tripathi and J. B. Rettig, "A Spice Model for Multiple Coupled Microstrips and Other Transmission Lines", IEEE Transactions on Microwave Theory and Techniques, Vol. MTT-33, No. 12, pp. 1513-1518, Dec 1985.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Interconnection architectures (e.g., common bus, multiport memory, crossbar switch)

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
  B.8 Performance and Reliability

  C. Computer Systems Organization

  I. Computing Methodologies
  I.6 SIMULATION AND MODELING

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Performance, Theory