Improved crosstalk modeling for noise constrained interconnect optimization

ABSTRACT

This paper presents a much improved, highly accurate yet efficient crosstalk noise model, the 2-pie model, and applies it to noise-constrained interconnect optimizations. Compared with previous crosstalk noise models of similar complexity, our 2-pie model takes into consideration many key parameters, such as coupling locations (near-driver or near-receiver), and the coarse distributed RC characteristics for victim net. Thus, it is very accurate (less than 6% error on average compared with HSPICE simulations). Moreover, our model provides simple closed-form expressions for both peak noise amplitude and noise width, so it is very useful for noise-aware layout optimizations. In particular, we demonstrate its effectiveness in two applications: (i) Optimization rule generation for noise reduction using various interconnect optimization techniques; (ii) Simultaneous wire spacing to multiple nets for noise constrained interconnect minimization.

REFERENCES

• 1: Semiconductor Industry Association, National Technology Roadmap for Semiconductors, 1997.
• 2: Kenneth L. Shepard , Vinod Narayanan, Noise in deep submicron digital design, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.524-531, November 10-14, 1996, San Jose, California, United States
• 3: T. Sakurai, "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs," IEEE Trans. on Electron Devices, vol. 40, pp. 118-124, 1993.
• 4: H. Kawaguchi and T. Sakurai, "delay and noise formulas for capacitively coupled distributed RC lines," in Proc. Asia and South Pacific Design Automation Conf., pp. 35-43, 1998.
• 5: A. Vittal and M. Marek-Sadowska, "Crosstalk reduction for VLSI," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, pp. 290-98, 1997.
• 6: S. Nakagawa, D. M. Sylvester, J. McBride, and S.-Y. Oh, "Onchip cross talk noise model for deep-submicrometer ulsi interconnect," Hewlett-Packard Journal, vol. 49, pp. 39-45, Aug. 1998.
• 7: A. B. Kahng, S. Muddu, and D. Vidhani, "Noise and delay uncertainty studies for coupled rc interconnects," in IEEE International ASIC/SOC Conference, pp. 3-8, 1999.
• 8: A. Vittal, L. Chen, M. Marek-Sadowska, K.-P. Wang, and S. Yang, "Crosstalk in VLSI interconnections," IEEE Trans. on Computer- Aided Design of Integrated Circuits and Systems, vol. 18, no. 2, pp. 1817-24, 1999.
• 9: Anirudh Devgan, Efficient coupled noise estimation for on-chip interconnects, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.147-151, November 09-13, 1997, San Jose, California, United States
• 10: Efficient Crosstalk Estimation, Proceedings of the 1999 IEEE International Conference on Computer Design, p.266, October 10-13, 1999
• 11: Emrah Acar , Altan Odabasioglu , Mustafa Celik , Lawrence T. Pileggi, S2P: A Stable 2-Pole RC Delay and Coupling Noise Metric, Proceedings of the Ninth Great Lakes Symposium on VLSI, p.60, March 04-06, 1999
• 12: Charles J. Alpert , Anirudh Devgan , Stephen T. Quay, Buffer insertion for noise and delay optimization, Proceedings of the 35th annual conference on Design automation, p.362-367, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277145]
• 13: Chung-Ping Chen , Noel Menezes, Noise-aware repeater insertion and wire-sizing for on-chip interconnect using hierarchical moment-matching, Proceedings of the 36th ACM/IEEE conference on Design automation, p.502-506, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309987]
• 14: Jason Cong , Lei He , Cheng-Kok Koh , Zhigang Pan, Global interconnect sizing and spacing with consideration of coupling capacitance, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.628-633, November 09-13, 1997, San Jose, California, United States
• 15: Zhigang Pan , Jason Cong, Interconnect synthesis and planning for high-performance ic designs, 2000

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Interconnection architectures (e.g., common bus, multiport memory, crossbar switch)

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability

  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Signal processing systems

  I. Computing Methodologies
  I.5 PATTERN RECOGNITION
      I.5.4 Applications
          Subjects: Signal processing

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Performance, Theory