Power optimization and management in embedded systems

ABSTRACT

Power-efficient design requires reducing power dissipation in all parts of the design and during all stages of the design process subject to constraints on the system performance and quality of service (QoS). Power-aware high-level language compilers, dynamic power management policies, memory management schemes, bus encoding techniques, and hardware design tools are needed to meet these often-conflicting design requirements. This paper reviews techniques and tools for power-efficient embedded system design, considering the hardware platform, the application software, and the system software. Design examples from an Intel StrongARM based system are provided to illustrate the concepts and the techniques. This paper is not intended as a comprehensive review, rather as a starting point for understanding power-aware design methodologies and techniques targeted toward embedded systems.

REFERENCES

• 1: Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.384-390, November 06-10, 1994, San Jose, California, United States
• 2: T. Sato, Y. Ootaguro, M. Nagamatsu, and H.Tago, "Evaluation of architecture-level power estimation for CMOS RISC processors," Proc. Int. Symp. Low Power Electronics, pages 44-45, Oct. 1995.
• 3: Cheng-Ta Hsieh , Massoud Pedram , Gaurav Mehta , Fred Rastgar, Profile-driven program synthesis for evaluation of system power dissipation, Proceedings of the 34th annual conference on Design automation, p.576-581, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266288]
• 4: Yanbing Li , Jörg Henkel, A framework for estimation and minimizing energy dissipation of embedded HW/SW systems, Proceedings of the 35th annual conference on Design automation, p.188-193, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277097]
• 5: C-T. Hsieh and M. Pedram, "Micro-processor power estimation using profile-driven program synthesis,'' IEEE Trans. on Computer Aided Design, Vol. 17, No. 11, pages 1080-1089, Nov. 1998.
• 6: Tajana Šimunić , Luca Benini , Giovanni De Micheli, Cycle-accurate simulation of energy consumption in embedded systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.867-872, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310090]
• 7: Luca Benini , Giovanni De Micheli, System-level power optimization: techniques and tools, Proceedings of the 1999 international symposium on Low power electronics and design, p.288-293, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313957]
• 8: V. Tiwari, S. Malik, and A. Wolfe, "Compilation techniques for low energy: An overview," Proc. Int. Symp. Low Power Electronics, pages 38-39, Oct. 1994.
• 9: Tajana Simunic , Luca Benini , Giovanni De Micheli, Energy-efficient design of battery-powered embedded systems, Proceedings of the 1999 international symposium on Low power electronics and design, p.212-217, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313928]
• 10: F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, and H. De Man, "Global communication and memory optimizing transformations for low power signal processing systems," Proc. Int. Wkshp. on Low Power Design, pages 203-208, Apr. 1994.
• 11: Julio L. da Silva, Jr. , Francky Catthoor , Diederik Verkest , Hugo de Man, Power exploration for dynamic data types through virtual memory management refinement, Proceedings of the 1998 international symposium on Low power electronics and design, p.311-316, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280944]
• 12: C. L. Su, C-Y. Tsui and A. M. Despain, "Low power architecture design and compilation techniques for highperformance processors," Proc.IEEE Compcon, pages 489-498, 1994.
• 13: Vivek Tiwari , Sharad Malik , Andrew Wolfe , Mike Tien-Chien Lee, Instruction level power analysis and optimization of software, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.223-238, Aug./Sept. 1996 [doi>10.1007/BF01130407]
• 14: Mani B. Srivastava , Anantha P. Chandrakasan , R. W. Brodersen, Predictive system shutdown and other architectural techniques for energy efficient programmable computation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.1, p.42-55, March 1996 [doi>10.1109/92.486080]
• 15: Chi-Hong Hwang , Allen C.-H. Wu, A predictive system shutdown method for energy saving of event-driven computation, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.28-32, November 09-13, 1997, San Jose, California, United States
• 16: L.Benini,A.Bogliolo,G.A.Paleologoand G.De Micheli, "Policy optimization for dynamic power management," IEEE Trans. on Computer-Aided Design, Vol. 18, No. 6 (1999), pages 813-833.
• 17: Eui-Young Chung , Luca Benini , Alessandro Bogiolo , Giovanni De Micheli, Dynamic power management for non-stationary service requests, Proceedings of the conference on Design, automation and test in Europe, p.18-es, January 1999, Munich, Germany [doi>10.1145/307418.307456]
• 18: Qinru Qiu , Massoud Pedram, Dynamic power management based on continuous-time Markov decision processes, Proceedings of the 36th ACM/IEEE conference on Design automation, p.555-561, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309997]
• 19: Qinru Qiu , Qing Wu , Massoud Pedram, Stochastic modeling of a power-managed system: construction and optimization, Proceedings of the 1999 international symposium on Low power electronics and design, p.194-199, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313923]
• 20: L. Kleinrock, Queueing Systems. Volume I: Theory, Wiley-Interscience, New York, 1981.
• 21: Tajana Šimunić , Luca Benini , Peter Glynn , Giovanni De Micheli, Dynamic power management of laptop hard disk (poster paper), Proceedings of the conference on Design, automation and test in Europe, p.736, March 27-30, 2000, Paris, France [doi>10.1145/343647.344103]
• 22: Yung-Hsiang Lu , Eui-Young Chung , Tajana Šimunić , Luca Benini , Giovanni De Micheli, Quantitative comparison of power management algorithms, Proceedings of the conference on Design, automation and test in Europe, p.20-26, March 27-30, 2000, Paris, France [doi>10.1145/343647.343688]
• 23: Qinru Qiu , Qing Wu , Massoud Pedram, Dynamic power management of complex systems using generalized stochastic Petri nets, Proceedings of the 37th conference on Design automation, p.352-356, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337438]
• 24: Ching-Long Su , Chi-Ying Tsui , Alvin M. Despain, Saving Power in the Control Path of Embedded Processors, IEEE Design & Test, v.11 n.4, p.24-30, October 1994 [doi>10.1109/54.329448]
• 25: Huzefa Mehta , Robert Michael Owens , Mary Jane Irwin, Some Issues in Gray Code Addressing, Proceedings of the 6th Great Lakes Symposium on VLSI, p.178, March 22-23, 1996
• 26: L. Benini , G. De Micheli , E. Macii , D. Sciuto , C. Silvano, Address bus encoding techniques for system-level power optimization, Proceedings of the conference on Design, automation and test in Europe, p.861-867, February 23-26, 1998, Le Palais des Congrés de Paris, France
• 27: Wei-Chung Cheng , Massoud Pedram, Power-optimal encoding for DRAM address bus (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.250-252, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344616]
• 28: Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995 [doi>10.1109/92.365453]
• 29: K. Kim and P. A. Beerel, "A low-power matrix transposer using MSB-controlled inversion coding," The First IEEE Asia Pacific Conference on ASIC,, pages 194-197, 1999.
• 30: Enric Musoll , Tomás Lang , Jordi Cortadella, Exploiting the locality of memory references to reduce the address bus energy, Proceedings of the 1997 international symposium on Low power electronics and design, p.202-207, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263334]
• 31: Luca Benini , Giovanni De Micheli , Enrico Macii , Massimo Poncino , Stefano Quer, System-level power optimization of special purpose applications: the beach solution, Proceedings of the 1997 international symposium on Low power electronics and design, p.24-29, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263277]
• 32: Youngsoo Shin , Kiyoung Choi, Narrow bus encoding for low power systems, Proceedings of the 2000 conference on Asia South Pacific design automation, p.217-220, January 2000, Yokohama, Japan [doi>10.1145/368434.368609]
• 33: Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995 [doi>10.1109/92.365453]
• 34: Trevor Pering , Tom Burd , Robert Brodersen, The simulation and evaluation of dynamic voltage scaling algorithms, Proceedings of the 1998 international symposium on Low power electronics and design, p.76-81, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280790]
• 35: Tohru Ishihara , Hiroto Yasuura, Voltage scheduling problem for dynamically variable voltage processors, Proceedings of the 1998 international symposium on Low power electronics and design, p.197-202, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280894]
• 36: Inki Hong , Darko Kirovski , Gang Qu , Miodrag Potkonjak , Mani B. Srivastava, Power optimization of variable voltage core-based systems, Proceedings of the 35th annual conference on Design automation, p.176-181, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277088]
• 37: Bharat P. Dave , Ganesh Lakshminarayana , Niraj K. Jha, COSYN: hardware-software co-synthesis of embedded systems, Proceedings of the 34th annual conference on Design automation, p.703-708, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266341]
• 38: Bharat P. Dave , Niraj K. Jha, COHRA: Hardware-Software Co-Synthesis of Hierarchical Distributed Embedded System Architectures, Proceedings of the Eleventh International Conference on VLSI Design: VLSI for Signal Processing, p.347, January 04-07, 1998
• 39: A. P. Chandrakasan, S. Sheng, and R. W. Broderson, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, pages 473-484, Apr. 1992.
• 40: A. P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. W. Broderson, "Optimizing power using transformations," IEEE Trans. Computer-Aided Design, Vol. 14, pages 12-51, Jan. 1995.
• 41: A. Chatterjee and R. K. Roy, "Synthesis of low power DSP circuits using activity metrics," Proc. Int. Conf. VLSI Design, pages 265-270, Jan. 1994.
• 42: Christos Papachristou , Mark Spining , Mehrdad Nourani, A multiple clocking scheme for low power RTL design, Proceedings of the 1995 international symposium on Low power design, p.27-32, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224087]
• 43: Anand Raghunathan , Sujit Dey , Niraj K. Jha , Kazutoshi Wakabayashi, Power management techniques for control-flow intensive designs, Proceedings of the 34th annual conference on Design automation, p.429-434, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266191]
• 44: D. Lidsky and J. Rabaey, "Low-power design of memory intensive functions," Proc. Symp. Low Power Electronics, pages 16-17, Oct. 1994.
• 45: Preeti R. Panda , Nikil D. Dutt, Behavioral Array Mapping into Multiport Memories Targeting Low Power, Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications, p.268, January 04-07, 1997
• 46: Anand Raghunathan , Niraj K. Jha, Behavioral Synthesis for low Power, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.318-322, October 10-12, 1994
• 47: Jui-Ming Chang , Massoud Pedram, Power Optimization and Synthesis at Behavioral and System Levels Using Formal Methods, Kluwer Academic Publishers, Norwell, MA, 1999
• 48: Raul San Martin , John P. Knight, Power-profiler: optimizing ASICs power consumption at the behavioral level, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.42-47, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217504]
• 49: Aurobindo Dasgupta , Ramesh Karri, Simultaneous scheduling and binding for power minimization during microarchitecture synthesis, Proceedings of the 1995 international symposium on Low power design, p.69-74, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224094]
• 50: Laurence Goodby , Alex Orailoglu , Paul M. Chau, Microarchitectural Synthesis of Performance-Constrained, Low-Power VLSI Designs, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.323-326, October 10-12, 1994
• 51: A. Raghunathan and N. K. Jha, "SCALP: An iterativeimprovement-based low-power data path synthesis system," IEEE Trans. Computer-Aided Design, Vol. 16, pages 1260-1277, Nov. 1997.
• 52: Nand Kumar , Srinivas Katkoori , Leo Rader , Ranga Vemuri, Profile-Driven Behavioral Synthesis for Low-Power VLSI Systems, IEEE Design & Test, v.12 n.3, p.70-84, September 1995 [doi>10.1109/MDT.1995.466383]
• 53: Ganesh Lakshminarayana , Anand Raghunathan , Kamal S. Khouri , Niraj K. Jha , Sujit Dey, Common-case computation: a high-level technique for power and performance optimization, Proceedings of the 36th ACM/IEEE conference on Design automation, p.56-61, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309867]
• 54: URL: http://www.arm.com/Pro+Peripherals/MicroP/StrongARM/
• 55: URL: http://developer.intel.com/design/strong/

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

Additional Classification:
  C. Computer Systems Organization

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Performance, Theory