Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target architectures

ABSTRACT

In this paper, we present a cosimulation environment that provides modularity, scalability, and flexibility in cosimulation of SoC designs with heterogeneous multi-processor target architectures. Our cosimulation environment is based on an object-oriented simulation environment, SystemC. Exploiting the object orientation in SystemC representation, we achieve modularity and scalability of cosimulation by developing modular cosimulation interfaces. The object orientation also enables mixed-level cosimulation to be easily implemented thereby the designer can have flexibility in trade off between simulation performance and accuracy. Experiments with an IS-95 CDMA cellular phone system design show the effectiveness of the cosimulation environment.

REFERENCES

• 1: Thomas W. Albrecht , Johann Notbauer , Stefan Rohringer, HW/SW coverification performance estimation and benchmark for a 24 embedded RISC core design, Proceedings of the 35th annual conference on Design automation, p.808-811, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277250]
• 2: Ireneusz Karkowski , Henk Corporaal, Design space exploration algorithm for heterogeneous multi-processor embedded system design, Proceedings of the 35th annual conference on Design automation, p.82-87, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277060]
• 3: Qualcomm, Inc., "MSM3300", available at http://www.qualcomm.com/cdmatechnologies/products/msm3300.html.
• 4: M. Keating and P. Bricaud, Reuse Methodology Manual, Kluwer Academic Publishers, 1999.
• 5: S. Yoo, J. Lee, J. Jung, K. Rha, Y. Cho, and K. Choi, "Fast Prototyping of an IS-95 CDMA Cellular Phone: a Case Study", Proc. the 6th Conference of Asia Pacific Chip Design Languages, pp. 61-66, Oct. 1999.
• 6: TIA/EIA-95A, "Mobile Station-Base Station Compatibility Standard for Dual- Mode Wideband Spread Spectrum Cellular Systems", 1995.
• 7: A. Ghosh , M. Bershteyn , R. Casley , C. Chien , A. Jain , M. Lipsie , D. Tarrodaychik , O. Yamamo, A hardware-software co-simulator for embedded system design and debugging, Proceedings of the 1995 conference on Asia Pacific design automation (CD-ROM), p.25-es, August 29-September 01, 1995, Makuhari, Massa, Chiba, Japan [doi>10.1145/224818.224892]
• 8: C. Valderrama, F. Nacabal, P. Paulin, and A. A. Jerraya, "Automatic VHDL-C Interface Generation for Distributed Cosimulation: Application to Large Design Examples", Design Automation for Embedded Systems, vol. 3, no. 2/3, pp. 199- 217, Mar. 1998.
• 9: P. Coste , F. Hessel , Ph. Le Marrec , Z. Sugar , M. Romdhani , R. Suescun , N. Zergainoh , A. A. Jarraya, Multilanguage design of heterogeneous systems, Proceedings of the seventh international workshop on Hardware/software codesign, p.54-58, March 1999, Rome, Italy [doi>10.1145/301177.301206]
• 10: Ken Hines , Gaetano Borriello, Dynamic communication models in embedded system co-simulation, Proceedings of the 34th annual conference on Design automation, p.395-400, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266178]
• 11: Mentor Graphics, Inc., "Seamless CVE", available at http://www.mentorg.com/seamless/ .
• 12: Synopsys, Inc., "Eaglei", available at http://www.synopsys.com/products/ hwsw/eagle ds.html .
• 13: Coware, Inc., "N2C", available at http://www.coware.com/cowareN2C.html.
• 14: Felice Balarin , Massimiliano Chiodo , Paolo Giusto , Harry Hsieh , Attila Jurecska , Luciano Lavagno , Claudio Passerone , Alberto Sangiovanni-Vincentelli , Ellen Sentovich , Kei Suzuki , Bassam Tabbara, Hardware-software co-design of embedded systems: the POLIS approach, Kluwer Academic Publishers, Norwell, MA, 1997
• 15: J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, "Ptolemy: a framework for simulating and prototyping heterogeneous systems", Int. Journal of Computer Simulation, special issue on Simulation Software Development, vol. 4, pp. 155-182, Apr. 1994.
• 16: W. Sung and S. Ha, "Efficient and Flexible Cosimulation Environment for DSP Applications", IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences, vol. E81-A, no. 12, pp. 2605-2611, Dec. 1998.
• 17: Luc Séméria , Abhijit Ghosh, Methodology for hardware/software co-verification in C/C++ (short paper), Proceedings of the 2000 conference on Asia South Pacific design automation, p.405-408, January 2000, Yokohama, Japan [doi>10.1145/368434.368712]
• 18: Synopsys, Inc., "SystemC, Version 1.1", available at http://www.systemc.org/.
• 19: Kurt Keutzer, Hardware/software co-simulation, Proceedings of the 31st annual conference on Design automation, p.439-440, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196458]
• 20: K. Takemura, M. Mizuno, and A. Motohara, "An Approach to System-Level Bus Architecture Validation and its Application to Digital Still Camera Design", Workshop on Synthesis and System Integration of Mixed Technology (SASIMI), pp. 195-201, Apr. 2000.
• 21: D. Lyonnard, S. Yoo, A. Baghdadi, and A. A. Jerraya, "Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on- Chip", Submitted for publication.
• 22: L. Guthier , S. Yoo , A. Jerraya, Automatic generation and targeting of application specific operating systems and embedded systems software, Proceedings of the conference on Design, automation and test in Europe, p.679-685, March 2001, Munich, Germany
• 23: Kanishka Lahiri , Anand Raghunathan , Sujit Dey, Efficient exploration of the SoC communication architecture design space, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 24: Milenko Drinic , Darko Kirovski , Seapahn Meguerdichian , Miodrag Potkonjak, Latency-guided on-chip bus network design, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 25: A. Baghdadi , D. Lyonnard , N. Zergainoh , A. Jerraya, An efficient architecture model for systematic design of application-specific multiprocessor SoC, Proceedings of the conference on Design, automation and test in Europe, p.55-63, March 2001, Munich, Germany
• 26: Pierre Guerrier , Alain Greiner, A generic architecture for on-chip packet-switched interconnections, Proceedings of the conference on Design, automation and test in Europe, p.250-256, March 27-30, 2000, Paris, France [doi>10.1145/343647.343776]
• 27: J. A. J. Leijten , J. L. van Meerbergen , A. H. Timmer , J. A. G. Jess, Stream communication between real-time tasks in a high-performance multiprocessor, Proceedings of the conference on Design, automation and test in Europe, p.125-131, February 23-26, 1998, Le Palais des Congrés de Paris, France

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES

Additional Classification:
  C. Computer Systems Organization

  I. Computing Methodologies
  I.6 SIMULATION AND MODELING

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Experimentation, Measurement, Performance, Reliability, Theory