Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

Trends in CMOS technology and VLSI architectures are causing interconnect to play an increasing role in overall performance, power consumption and design effort. Traditionally, repeaters are used for driving long on-chip interconnects, however recent studies indicate that repeaters are using increasing area, power, and design resources as well as having an inherent limit in how much they can improve performance [4,10,14]. This paper presents a new circuit called a {\bf booster} which compares favorably with repeaters in terms of area, performance, power and placement sensitivity. Boosters also have the advantage of being bidirectional and providing a low impedance termination to improve signal integrity. Driver edge rates are slower and peak power is drastically reduced compared to repeaters, thus improving signal integrity and mitigating inductive effects. Boosters are shown to be more than 20\% faster for driving a variety of interconnect loads over conventional repeaters in 0.16 $\mu$m CMOS technology. Boosters are typically inserted three times less frequently than repeaters for optimal performance, resulting in fewer boosters for driving the same interconnect lengths thereby saving on area, power and placement effort.Unlike differential, dynamic or low-swing techniques which require significantly more sophisticated circuit design and hence are cumbersome for automatic interconnect synthesis tools, boosters can be inserted on lines in a straightforward manner. Based on analytical delay models, we derive rules for insertion and sizing of boosters that can easily be incorporated into a CAD tool. We formulate two design rules that determine 1) the number of boosters needed, 2) their placements and 3) sizes, for driving a given interconnect load, first minimizing delay, and then area and power. Power analysis is slightly more complex than for repeaters so we present a systematic design approach. A placement sensitivity analysis comparing

REFERENCES

• 1: H.B. Bakoglu., Circuits, Interconnections, and Packaging for VLSI. Addison-Wesley,1990.
• 2: H.B. Bakoglu and J.D.Meindl., "Optimal Interconnection Circuits for VLSI," IEEE Trans. Electron Devices, vol. ED-32, pp 903-909, May 1985.
• 3: M.Nekili and Y.Savaria., "Parallel regeneration of interconnections in VLSI & ULSI circuits,"Proc.IEEE Int. Symp. Circuits and Systems, May 1993, pp2023-2026
• 4: V.Adler and E.G.Friedman.,"Repeater Design to Reduce Delay andPower in Resistive Interconnect," IEEE Trans. on Circuits and Systems II, Vol.45, pp 607-616, May 1998
• 5: A.Nalamalpu and W.Burleson., "Repeater Insertion in deep sub-micron CMOS: Ramp-based Analytical Model and Placement Sensitivity Analysis," IEEE Symp. on Circuits and Systems, 2000.
• 6: T.Sakurai and A.R.Newton., "Alpha-Power Law MOSFET model and its applications to CMOS inverter delay and other formulas,"IEEE Journal of Solid-State Circuits, vol. 25 No. 2, pp.584-595,Apr.1990
• 7: A.Nalamalpu and W.Burleson., "Quantifying and Mitigating the effects of Repeater Placem ent Constraints on Interconnect Performance," submitted to IEEE Trans. on VLSI Design, 2000
• 8: Iima et al, "Capacitance Coupling Immune, Transient Sensitive Accelerator for Resistive Interconnect Signals of Subquarter Micron ULSI, " Proc.IEEE Trans. on Electron Devices, July 1995, pp 940-945
• 9: Dobbelaere et al, "Regenerative Feedback Repeaters for Programmable Interconnections," IEEE Journal of Solid-State Circuits,Nov 1995, pp.1246-1253
• 10: Dennis Sylvester , Kurt Keutzer, Getting to the bottom of deep submicron II: a global wiring paradigm, Proceedings of the 1999 international symposium on Physical design, p.193-200, April 12-14, 1999, Monterey, California, United States [doi>10.1145/299996.300073]
• 11: A.M.Hill and S.M.Kang, "Statistical Estimation of Short-circuit Power in VLSI Systems, " Proc. of IEEE Int. Symp. Circuits and Systems, pp.4.469-4.471, May 1996
• 12: Bisdounis et al, "Modeling the CMOS Short-circuit Power Dissipation," Proc. of IEEE Int. Symp. Circuits and Systems, pp.4.489-4.491, May 1996
• 13: H.J.M. Vendrick , "Short-circuit Dissipation of Static CMOS Circuitry and its impact o n the Design of Buffer Circuits," IEEE Journal of Solid State Circuits, Vol.SC-19, pp.468-473, Aug.1984
• 14: Jason Cong , David Zhigang Pan, Interconnect estimation and planning for deep submicron designs, Proceedings of the 36th ACM/IEEE conference on Design automation, p.507-510, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309988]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

Additional Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS

General Terms:
Design, Experimentation, Theory

Keywords:
buffering, interconnect, methodology, timing