ACM Portal
  Subscribe (Full Service)    Register (Limited Service, Free)    Login
  Search:   The ACM Digital Library   The Guide
  
ACM Home Page
Please provide us with feedback. Feedback
Methodology for hardware/software co-verification in C/C++ (short paper)
Full text PdfPdf (46 KB)
Source Asia and South Pacific Design Automation Conference archive
Proceedings of the 2000 Asia and South Pacific Design Automation Conference table of contents
Yokohama, Japan
Pages: 405 - 408  
Year of Publication: 2000
ISBN:0-7803-5974-7
Authors
Luc Séméria  Computer System Lab., Stanford University
Abhijit Ghosh  Synopsys Inc., Mountain View, CA
Sponsors
IEEE-CAS : Circuits & Systems
IPSJ : Information Processing Society of Japan
SIGDA: ACM Special Interest Group on Design Automation
IEICE : Inst of Electronics, Info & Communication Engineers
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 14,   Downloads (12 Months): 82,   Citation Count: 29
Additional Information:

references   cited by   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/368434.368712
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
CoWare N2C, http://www.coware.com
2
Giovanni De Micheli, Hardware synthesis from C/C++ models, Proceedings of the conference on Design, automation and test in Europe, p.80-es, January 1999, Munich, Germany  [doi>10.1145/307418.307527]
3
A. Ghosh , M. Bershteyn , R. Casley , C. Chien , A. Jain , M. Lipsie , D. Tarrodaychik , O. Yamamo, A hardware-software co-simulator for embedded system design and debugging, Proceedings of the 1995 conference on Asia Pacific design automation (CD-ROM), p.25-es, August 29-September 01, 1995, Makuhari, Massa, Chiba, Japan  [doi>10.1145/224818.224892]
4
Abhijit Ghosh , Joachim Kunkel , Stan Liao, Hardware synthesis from C/C++, Proceedings of the conference on Design, automation and test in Europe, p.82-es, January 1999, Munich, Germany  [doi>10.1145/307418.307529]
 
5
Michael Keating , Pierre Bricaud, Reuse methodology manual: for system-on-a-chip designs, Kluwer Academic Publishers, Norwell, MA, 1998
6
Stan Liao , Steve Tjiang , Rajesh Gupta, An efficient implementation of reactivity for modeling hardware in the scenic design environment, Proceedings of the 34th annual conference on Design automation, p.70-75, June 09-13, 1997, Anaheim, California, United States  [doi>10.1145/266021.266037]
 
7
Mentor Graphics Seamless, http://www.mentorgraphics.com/seamless/
8
Claudio Passerone , Luciano Lavagno , Massimiliano Chiodo , Alberto Sangiovanni-Vincentelli, Fast hardware/software co-simulation for virtual prototyping and trade-off analysis, Proceedings of the 34th annual conference on Design automation, p.389-394, June 09-13, 1997, Anaheim, California, United States  [doi>10.1145/266021.266177]
 
9
Synopsys DW8051 http://www. synopsys.com/products/designware/ 8051_ds.html
 
10
Synopsys Eagle http://www.synopsys.com/products/hwsw/hwsw.html
 
11
SystemC http://www.SystemC.org

CITED BY  29
Sungjoo Yoo , Gabriela Nicolescu , Damien Lyonnard , Amer Baghdadi , Ahmed A. Jerraya, A generic wrapper architecture for multi-processor SoC cosimulation and design, Proceedings of the ninth international symposium on Hardware/software codesign, p.195-200, April 2001, Copenhagen, Denmark
Patrice Gerin , Sungjoo Yoo , Gabriela Nicolescu , Ahmed A. Jerraya, Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target architectures, Proceedings of the 2001 conference on Asia South Pacific design automation, p.63-68, January 2001, Yokohama, Japan
A. Baghdadi , D. Lyonnard , N. Zergainoh , A. Jerraya, An efficient architecture model for systematic design of application-specific multiprocessor SoC, Proceedings of the conference on Design, automation and test in Europe, p.55-63, March 2001, Munich, Germany
Stan Y. Liao, Towards a new standard for system-level design, Proceedings of the eighth international workshop on Hardware/software codesign, p.2-6, May 2000, San Diego, California, United States
Ferid Gharsalli , Samy Meftali , Frédéric Rousseau , Ahmed A. Jerraya, Automatic generation of embedded memory wrapper for multiprocessor SoC, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
G. Nicolescu , S. Yoo , A. Jerraya, Mixed-level cosimulation for fine gradual refinement of communication in SoC design, Proceedings of the conference on Design, automation and test in Europe, p.754-759, March 2001, Munich, Germany
Jerome Chevalier , Olivier Benny , Mathieu Rondonneau , Guy Bois , El Mostapha Aboulhamid , Francois-Raymond Boyer, Space: a hardware/software systemC modeling platform including an RTOS, Languages for system specification: Selected contributions on UML, systemC, system Verilog, mixed-signal systems, and property specification from FDL'03, Kluwer Academic Publishers, Norwell, MA, 2004
Férid Gharsalli , Damien Lyonnard , Samy Meftali , Frédéric Rousseau , Ahmed A. Jerraya, Unifying memory and processor wrapper architecture in multiprocessor SoC design, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
Gabriela Nicolescu , Sungjoo Yoo , Aimen Bouchhima , Ahmed Amine Jerraya, Validation in a component-based design flow for multicore SoCs, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
Luca Formaggio , Franco Fummi , Graziano Pravadelli, A timing-accurate HW/SW co-simulation of an ISS with SystemC, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden
Sudeep Pasricha , Nikil Dutt , Mohamed Ben-Romdhane, Fast exploration of bus-based on-chip communication architectures, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden
Luc Séméria , Koichi Sato , Giovanni De Micheli, Synthesis of hardware models in C with pointers and complex data structures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.743-756, 12/1/2001
Sungjoo Yoo , Gabriela Nicolescu , Iuliana Bacivarov , Wassim Youssef , Aimen Bouchhima , Ahmed A. Jerraya, Multi-level software validation for NOC, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
Luca Benini , Davide Bertozzi , Davide Bruni , Nicola Drago , Franco Fummi , Massimo Poncino, SystemC Cosimulation and Emulation of Multiprocessor SoC Designs, Computer, v.36 n.4, p.53-59, April 2003
Patrick Schaumont , Doris Ching , Ingrid Verbauwhede, An interactive codesign environment for domain-specific coprocessors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.70-87, January 2006
Mirko Loghi , Tiziana Margaria , Graziano Pravadelli , Bernhard Steffen, Dynamic and formal verification of embedded systems: a comparative survey, International Journal of Parallel Programming, v.33 n.6, p.585-611, December 2005
Sungpack Hong , Sungjoo Yoo , Sheayun Lee , Sangwoo Lee , Hye Jeong Nam , Bum-Seok Yoo , Jaehyung Hwang , Donghyun Song , Janghwan Kim , Jeongeun Kim , HoonSang Jin , Kyu-Myung Choi , Jeong-Taek Kong , SooKwan Eo, Creation and utilization of a virtual platform for embedded software optimization:: an industrial case study, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
Paolo Destro , Franco Fummi , Graziano Pravadelli, A smooth refinement flow for co-designing HW and SW threads, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Katalin Popovici , Ahmed Amine Jerraya, Simulink based hardware-software codesign flow for heterogeneous MPSoC, Proceedings of the 2007 summer computer simulation conference, July 16-19, 2007, San Diego, California
Sungjoo Yoo , Iuliana Bacivarov , Aimen Bouchhima , Yanick Paviot , Ahmed A. Jerraya, Building Fast and Accurate SW Simulation Models Based on Hardware Abstraction Layer and Simulation Environment Abstraction Layer, Proceedings of the conference on Design, Automation and Test in Europe, p.10550, March 03-07, 2003
Jurgen Schnerr , Gunter Haug , Wolfgang Rosenstiel, Instruction Set Emulation for Rapid Prototyping of SoCs, Proceedings of the conference on Design, Automation and Test in Europe, p.10562, March 03-07, 2003
Sudeep Pasricha , Nikil Dutt , Mohamed Ben-Romdhane, Fast exploration of bus-based communication architectures at the CCATB abstraction, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.2, p.1-32, February 2008
G. Nicolescu , S. Martinez , L. Kriaa , W. Youssef , S. Yoo , B. Charlot , A. Jerraya, Application of Multi-domain and Multi-language Cosimulation To an Optical MEM Switch Design, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.426, January 07-11, 2002
Franco Fummi , Mirko Loghi , Stefano Martini , Marco Monguzzi , Giovanni Perbellini , Massimo Poncino, Virtual Hardware Prototyping through Timed Hardware-Software Co-Simulation, Proceedings of the conference on Design, Automation and Test in Europe, p.798-803, March 07-11, 2005
Franco Fummi , Stefano Martini , Giovanni Perbellini , Massimo Poncino, Native ISS-SystemC Integration for the Co-Simulation of Multi-Processor SoC, Proceedings of the conference on Design, automation and test in Europe, p.10564, February 16-20, 2004
Patrick Schaumont , Ingrid Verbauwhede, Interactive Cosimulation with Partial Evaluation, Proceedings of the conference on Design, automation and test in Europe, p.10642, February 16-20, 2004
Katalin Popovici , Xavier Guerin , Frederic Rousseau , Pier Stanislao Paolucci , Ahmed Amine Jerraya, Platform-based software design flow for heterogeneous MPSoC, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.4, p.1-23, July 2008
Maziar Goudarzi , Shaahin Hessabi , Naser MohammadZadeh , Nasim Zainolabedini, The ODYSSEY approach to early simulation-based equivalence checking at ESL level using automatically generated executable transaction-level model, Microprocessors & Microsystems, v.32 n.7, p.364-374, October, 2008
Franco Fummi , Mirko Loghi , Massimo Poncino , Graziano Pravadelli, A cosimulation methodology for HW/SW validation and performance estimation, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.2, p.1-32, March 2009
Collaborative Colleagues:
Luc Séméria: colleagues
Abhijit Ghosh: colleagues

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2009 ACM, Inc.
Terms of Usage   Privacy Policy   Code of Ethics   Contact Us

Useful downloads: Adobe Acrobat    QuickTime    Windows Media Player    Real Player