MMP

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	L. Sha & T. Blank, "ATLAS: A technique for layout using analytic shapes", Proc. International Conf. On Computer Aided Design, pp. 602-607, 1985.
	2	A. Alon & U. Ascher, "Model and solution strategy for placement of rectangular blocks in the Euclidead plane", IEEE Trans. CAD Vol. 7, pp. 378-386, 1988.
	3	C. S. Ying & J. S. L. Wong, "An analytic approach to floorplanning for hierarchical building block layout", IEEE Trans. Computer Aided Design, Vol. 8, pp. 403-412, 1989.
	4	B. W.Kernighan, S.Lin, "An Efficient Heuristic Procedure for Partitioning Graphs", Bell System Technical Journal, Vol.49 , P.291-307, Feb. 1970.
	5	C. M. Fiduccia , R. M. Mattheyses, A linear-time heuristic for improving network partitions, Proceedings of the 19th conference on Design automation, p.175-181, January 1982
	6	S. Kirkpatric, C. Gelatt, and M. Vecchi, "Optimization by simulated annealing", Science, vol. 220, pp. 671-680, May 1983.
	7	C. Sechen and A. Sangiovanni-Vincentelli, "The timberwolf placement and routing package", IEEE Trans. Computer-Aided Design, vol. 20, no.2, pp. 510-522, April 1985.
	8	Wern-Jieh Sun , Carl Sechen, Efficient and effective placement for very large circuits, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.170-177, November 07-11, 1993, Santa Clara, California, United States
	9	Tianming. Kong, Xianlong. Hong and Changge Qiao, " VEAP: A Global Optimization Based Placement Algorithm for Standard Cell Design", ASP-DAC'97, Japan, 1997,1.
	10	Xianlong Hong, Hong Yu, Changge. Qiao, Yici Cai, "CASH: A novel quadratic placement algorithm for very large standard cell layout design based on clustering", Proceedings of the 5th International Conference on Solid-State and Integrated Circuit Technology, 1998, pp. 496-501.
	11	Lu Sha , Robert W. Dutton, An analytical algorithm for placement of arbitrarily sized rectangular blocks, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.602-608, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317952]
	12	A. Herrigel , W. Fichtner, An analytic optimization technique for placement of macro-cells, Proceedings of the 26th ACM/IEEE conference on Design automation, p.376-381, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74445]
	13	Arun Shanbhag, SrinivasaRao Danda and Naveed Sherwani, "Floorplanning for Mixed Macro Block and Standard Cell Designs", Proc. The Conference of Great-Lake, 1994.
	14	Jitendra Apte , Gershon Kedem, Heuristic algorithms for combined standard cell and macro block layouts, Proceedings of the sixth MIT conference on Advanced research in VLSI, p.367-385, March 1990, Boston, Massachusetts, United States
	15	Thomas Lengauer, Combinatorial algorithms for integrated circuit layout, John Wiley & Sons, Inc., New York, NY, 1990
	16	Y.C. Wei and C.K. Cheng. "Towards Efficient Hierarchical Designs by Ratio Cut Partitioning". In Proc. IEEE Intl. Conf. On Computer-Aided Design, pages 298-301,1989.
	17	E.L. Lawler, " Combinatorial Optimization: Networks and Matroids ", New York : Holt, Rinehert and Winston, 1976.
	18	Jason Cong , M'Lissa Smith, A parallel bottom-up clustering algorithm with applications to circuit partitioning in VLSI design, Proceedings of the 30th international conference on Design automation, p.755-760, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.165119]
	19	L. Hagen and A. Kahng, "Fast Spectral Methods for Ratio Cut Partitioning and Clustering", Proc. IEEE Int. Conf. on Computer- Aided Design, 1991, pp. 10-13.