ACM Home Page
Please provide us with feedback. Feedback
Modeling and minimization of routing congestion
Full text PdfPdf (216 KB)
Source Asia and South Pacific Design Automation Conference archive
Proceedings of the 2000 Asia and South Pacific Design Automation Conference table of contents
Yokohama, Japan
Pages: 185 - 190  
Year of Publication: 2000
ISBN:0-7803-5974-7
Authors
Maogang Wang  ECE Department, Evanston, IL
Majid Sarrafzadeh  Northwestern University
Sponsors
IEEE-CAS : Circuits & Systems
IPSJ : Information Processing Society of Japan
SIGDA: ACM Special Interest Group on Design Automation
IEICE : Inst of Electronics, Info & Communication Engineers
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 8,   Downloads (12 Months): 26,   Citation Count: 19
Additional Information:

references   cited by   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/368434.368601
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
L.R. Ford and D.R. Fulkerson. Flows in Network. Princeton, NJ, 1962.
 
3
J. M. Kleinhans, G. Sigl, F. M. Johannes, and K. J. Antreich. "GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization". IEEE Transactions on Computer Aided Design, 10(3):365-365, 1991.
 
4
 
5
S. Mayrhofer and U. Lauther. "Congestion-Driven Placement Using a New Multi-Partitioning Heuristic". In International Conference on Computer-Aided Design, pages 332-335. IEEE/ACM, November 1990.
 
6
R. Nair. "A Simple Yet Effective Technique for Global Wiring". IEEE Transactions on Computer Aided Design, CAD-6(2):165-172, March 1987.
7
 
8
Y. Saab. "A Fast Clustering-based Min-cut Placement Algorithm with Simulated-annealing Performance". VLSI Design: An International Journal of Custom-Chip Design, Simulation, and Testing, 5(1):37-48, 1996.
 
9
 
10
C. Sechen. VLSI Placement and Global Routing Using Simulated Annealing. Kluwer, B. V., Deventer, The Netherlands, 1988.
 
11
P. R. Suaris and G. Kedem. "Quadrisection: A New Approach to Standard Cell Layout". In Design Automation Conference, pages 474-477. IEEE/ACM, 1987.
12

CITED BY  19
Collaborative Colleagues:
Maogang Wang: colleagues
Majid Sarrafzadeh: colleagues