A hybrid approach for core-based system-level power modeling

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A hybrid approach for core-based system-level power modeling

Full text

Pdf (128 KB)

Source

Asia and South Pacific Design Automation Conference archive
Proceedings of the 2000 Asia and South Pacific Design Automation Conference table of contents

Yokohama, Japan

Pages: 141 - 146

Year of Publication: 2000

ISBN:0-7803-5974-7

Authors

Tony Givargis	Department of Computer Science and Engineering, University of California, Riverside, CA
Frank Vahid	Department of Computer Science and Engineering, University of California, Riverside, CA
Jörg Henkel	C&C Research Laboratories, NEC, 4 Independence Way, Princeton, NJ

Sponsors

IEEE-CAS : Circuits & Systems
IPSJ : Information Processing Society of Japan
SIGDA: ACM Special Interest Group on Design Automation
IEICE : Inst of Electronics, Info & Communication Engineers

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 17, Citation Count: 10

Additional Information:

references cited by collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/368434.368593 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Anantha P. Chandrakasan , Miodrag Potkonjak , Jan Rabaey , Robert W. Brodersen, HYPER-LP: a system for power minimization using architectural transformations, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.300-303, November 1992, Santa Clara, California, United States
	2	J.Chern, J.Huang, L.Arledge, P.Li, P.Yang, Multilevel Metal Capacitance Models for CAD Design synthesis Systems, IEEE Electron Device Letters, vol. 13, no. 1, pp.32-34, January 1992.
	3	Adrian Evans , Allan Silburt , Gary Vrckovnik , Thane Brown , Mario Dufresne , Geoffrey Hall , Tung Ho , Ying Liu, Functional verification of large ASICs, Proceedings of the 35th annual conference on Design automation, p.650-655, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277210]
	4	William Fornaciari , Donatella Sciuto , Christina Silvano, Power estimation for architectural exploration of HW/SW communication on system-level buses, Proceedings of the seventh international workshop on Hardware/software codesign, p.152-156, March 1999, Rome, Italy [doi>10.1145/301177.301516]
	5	Tony Givargis , Frank Vahid, Interface exploration for reduced power in core-based systems, Proceedings of the 11th international symposium on System synthesis, p.117-122, December 02-04, 1998, Hsinchu, Taiwan, China
	6	Tony D. Givargis , Jörg Henkel , Frank Vahid, Interface and cache power exploration for core-based embedded system design, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.270-273, November 07-11, 1999, San Jose, California, United States
	7	Rajesh K. Gupta , Yervant Zorian, Introducing Core-Based System Design, IEEE Design & Test, v.14 n.4, p.15-25, October 1997 [doi>10.1109/54.632877]
	8	T.Kuhn, W.Rosenstiel, U.Kebschull, Object Oriented Hardware Modeling and Simulation Based on Java, International Workshop on IP Based Synthesis and System Design, Grenoble, France, 1998.
	9	Sanjaya Kumar , James H. Aylor , Barry W. Johnson , Wm. A. Wulf, Object-Oriented Techniques in Hardware Design, Computer, v.27 n.6, p.64-70, June 1994 [doi>10.1109/2.294857]
	10	Ganesh Lakshminarayana , Anand Raghunathan , Kamal S. Khouri , Niraj K. Jha , Sujit Dey, Common-case computation: a high-level technique for power and performance optimization, Proceedings of the 36th ACM/IEEE conference on Design automation, p.56-61, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309867]
	11	Frédéric Mallett , Fernand Boeri , Jean-François Duboc, Hardware Architecture Modelling Using an Object-Oriented Method, Proceedings of the 24th Conference on EUROMICRO, p.10147, August 25-27, 1998
	12	Claudio Passerone , Roberto Passerone , Claudio Sansoè , Jonathan Martin , Alberto Sangiovanni-Vincentelli , Rick McGeer, Modeling reactive systems in Java, Proceedings of the 6th international workshop on Hardware/software codesign, p.15-19, March 15-18, 1998, Seattle, Washington, United States
	13	B.Payne, Rapid Silicon Prototyping: Paradigm for Custom Systemon-a-Chip Design, http://www.vlsi.com/velocity, 1998.
	14	Anand Raghunathan , Sujit Dey , Niraj K. Jha, Glitch analysis and reduction in register transfer level power optimization, Proceedings of the 33rd annual conference on Design automation, p.331-336, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240581]
	15	Vivek Tiwari, Logic and system design for low power consumption, 1996
	16	Frank Vahid , Tony Givargis, Incorporating cores into system-level specification, Proceedings of the 11th international symposium on System synthesis, p.43-48, December 02-04, 1998, Hsinchu, Taiwan, China
	17	Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design: a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
	18	James Shin Young , Josh MacDonald , Michael Shilman , Abdallah Tabbara , Paul Hilfinger , A. Richard Newton, Design and specification of embedded systems in Java using successive, formal refinement, Proceedings of the 35th annual conference on Design automation, p.70-75, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277058]
	19	National Technology Roadmap for Semiconductors, Semiconductor Industry Association, 1997.

CITED BY 10

	Tony D. Givargis , Frank Vahid , Jörg Henkel, Trace-driven system-level power evaluation of system-on-a-chip peripheral cores, Proceedings of the 2001 conference on Asia South Pacific design automation, p.306-312, January 2001, Yokohama, Japan
	Giuseppe Ascia , Vincenzo Catania , Maurizio Palesi, Parameterised system design based on genetic algorithms, Proceedings of the ninth international symposium on Hardware/software codesign, p.177-182, April 2001, Copenhagen, Denmark
	Tony D. Givargis , Frank Vahid, Parameterized system design, Proceedings of the eighth international workshop on Hardware/software codesign, p.98-102, May 2000, San Diego, California, United States
	Sri Parameswaran , Jörg Henkel, I-CoPES: fast instruction code placement for embedded systems to improve performance and energy efficiency, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Sri Parameswaran , Jörg Henkel, Instruction code mapping for performance increase and energy reduction in embedded computer systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.4, p.498-502, April 2005
	J. A. Darringer , R. A. Bergamaschi , S. Bhattacharya , D. Brand , A. Herkersdorf , J. K. Morrell , I. Nair , P. Sagmeister , Y. Shin, Early analysis tools for system-on-a-chip design, IBM Journal of Research and Development, v.46 n.6, p.691-707, November 2002
	Jörg Henkel , Yanbing Li, Avalanche: an environment for design space exploration and optimization of low-power embedded systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.4, p.454-468, August 2002
	Giuseppe Ascia Vincenzo Catania Maurizi Palesi, A Framework for Design Space Exploration of Parameterized VLSI Systems, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.245, January 07-11, 2002
	Ankush Varma , Bruce Jacob , Eric Debes , Igor Kozintsev , Paul Klein, Accurate and fast system-level power modeling: An XScale-based case study, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.4, p.26-es, September 2007
	Ankush Varma , Eric Debes , Igor Kozintsev , Paul Klein , Bruce Jacob, Accurate and fast system-level power modeling: An XScale-based case study, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.3, p.1-20, April 2008

Collaborative Colleagues:

Tony Givargis: colleagues

Frank Vahid: colleagues

Jörg Henkel: colleagues

Adobe Acrobat

QuickTime

Windows Media Player

Real Player