ACM Home Page
Please provide us with feedback. Feedback
An efficient heuristic for state encoding minimizing the BDD representations of the transistion relations of finite state machines
Full text PdfPdf (106 KB)
Source Asia and South Pacific Design Automation Conference archive
Proceedings of the 2000 Asia and South Pacific Design Automation Conference table of contents
Yokohama, Japan
Pages: 61 - 66  
Year of Publication: 2000
ISBN:0-7803-5974-7
Authors
Riccardo Forth  University Halle-Wittenberg, Institute for Computer Science, Halle (Saale), D-06099, Germany
Paul Molitor  University Halle-Wittenberg, Institute for Computer Science, Halle (Saale), D-06099, Germany
Sponsors
IEEE-CAS : Circuits & Systems
IPSJ : Information Processing Society of Japan
SIGDA: ACM Special Interest Group on Design Automation
IEICE : Inst of Electronics, Info & Communication Engineers
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 1,   Downloads (12 Months): 11,   Citation Count: 0
Additional Information:

references   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/368434.368519
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
 
3
J. Burch, E. Clarke, D. Long, K. McMillan, and D. Dill. Symbolic model checking for sequential circuit verification. IEEE Trans. on CAD, 13(4):401-424, 1994.
 
4
O. Coudert, C. Berthet, and J.C. Madre. Verification of sequential machines using Boolean functional vectors. In Proceedings of IMEC-IFIP International Workshop on Applied Formal Methods for Correct VLSI Design, pages 111-128, 1989.
 
5
 
6
 
7
Chr. Meinel and T. Theobald. Local encoding transformations for optimizing OBDD-representations of finite state machines. Forschungsbericht 96-23, Fachbereich Mathematik und Informatik, Universitaet Trier, Germany, 1996.
 
8
 
9
 
10
 
11
Chr. Scholl, D. M~ller, P. Molitor, and R. Drechsler. BDD minimization using symmetries. IEEE Trans. on CAD, 18(2):81- 100, February 1999.
 
12
H. Touati, H. Savoj, B. Lin, R. Brayton, and A. Sangiovanni- Vincentelli. Implicit state enumeration of finite state machines using BDDs. In IEEE Int'l Conf. on CAD, pages 130-133, 1990.
Collaborative Colleagues:
Riccardo Forth: colleagues
Paul Molitor: colleagues