ACM Home Page
Please provide us with feedback. Feedback
Generation of minimal size code for scheduling graphs
Full text PdfPdf (121 KB)
Source Design, Automation, and Test in Europe archive
Proceedings of the conference on Design, automation and test in Europe table of contents
Munich, Germany
Pages: 668 - 673  
Year of Publication: 2001
ISBN:0-7695-0993-2
Authors
C. Passerone  Politecnico di Torino, Italy
Y. Watanabe  Cadence Design Systems
L. Lavagno  Università di Udine, Italy
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
ECSI :
IEEE-CS\DATC : IEEE Computer Society
RAS : RAS
EDAC : Electronic Design Automation Consortium
IEEE-CS\TTTC : Test Technology Technical Council
IFIP WG 10.5 : IFIP WG 10.5
EDAA : European Design Automation Association
Publisher
IEEE Press  Piscataway, NJ, USA
Bibliometrics
Downloads (6 Weeks): 0,   Downloads (12 Months): 3,   Citation Count: 1
Additional Information:

references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
S. Bhattacharyya, J. Buck, S. Ha, and E. A. Lee. Generating compact code from dataflow specifications of multirate signal processing algorithms. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, March 1995.
3
 
4
M. R. Garey, , and D. S. Johnson. Computers and Intractability. W.H. Freeman, 1979.
 
5
 
6
H. Lekatsas and W. Wolf. SAMC: a code compression algorithm for embedded processors. IEEE Transactions on CAD, December 1999.
 
7
S. Liao, S. Devadas, and K. Keutzer. Code density optimization for embedded dsp processors using data compression techniques. IEEE Transactions on CAD, July 1998.
8


Collaborative Colleagues:
C. Passerone: colleagues
Y. Watanabe: colleagues
L. Lavagno: colleagues