Low-power systems on chips (SOCs)

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Low-power systems on chips (SOCs)

Full text

Pdf (94 KB)

Source

Design, Automation, and Test in Europe archive
Proceedings of the conference on Design, automation and test in Europe table of contents

Munich, Germany

Page: 488

Year of Publication: 2001

ISBN:0-7695-0993-2

Authors

C. Piguet	CSEM, Rue Jaquet-Droz 1, P.O. Box CH-2007 Neuchâtel
M. Renaudin	Laboratoire TIMA, 46 Avenue Félix Viallet, F-38031 Grenoble Cédex
T. Omnés	Interuniversity Micro-Electronics Centre(IMEC), Kapeldreef 75, B-3001 Leuven

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
ECSI :
IEEE-CS\DATC : IEEE Computer Society
RAS : RAS
EDAC : Electronic Design Automation Consortium
IEEE-CS\TTTC : Test Technology Technical Council
IFIP WG 10.5 : IFIP WG 10.5
EDAA : European Design Automation Association

Publisher

IEEE Press Piscataway, NJ, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 17, Citation Count: 0

Additional Information:

references index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Claude Arm , Jean-Marc Masgonty , Christian Piguet, Double-Latch Clocking Scheme for Low-Power I.P. Cores, Proceedings of the 10th International Workshop on Integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation, p.217-224, September 13-15, 2000
	2	E. Brockmeyer, J. D'Eer, N. Busa, F. Catthoor, P. Lippens, and J. Huiskens. Code transformations for reduced data transfer and storage in low power realization of DAB synchro core. In Proc. PATMOS'99, Kos, Greece, 1999.
	3	Erik Brockmeyer , Arnout Vandecappelle , Francky Catthoor, Systematic cycle budget versus system power trade-off: a new perspective on system exploration of real-time data-dominated applications, Proceedings of the 2000 international symposium on Low power electronics and design, p.137-142, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344552]
	4	Erik Brockmeyer , Arnout Vandecappelle , Sven Wuytack , Francky Catthoor, Low power storage cycle budget distribution tool support for hierarchical graphs, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain [doi>10.1145/501790.501833]
	5	E. Brockmeyer, S. Wuytack, A. Vandecappelle, and F. Catthoor. Low power storage for hierarchical graphs. In Proc. 3rd ACM/IEEE Design and Test in Europe Conf. (DATE), Paris, France, Mar. 2000.
	6	Cadence Design Systems. Cierto virtual component codesign (VCC) environment. http://www.cadence.com/datasheets/vcc environment.html , 2000.
	7	F. Catthoor, K. Danckaert, C. Kulkarni, and T. J.-F. Omnes. Data transfer and storage architecture issues and exploration in modern DSPs. In Y. H. Yu, editor, Programmable Digital Signal Processors: Architecture, Programming, and Applications. Marcel Dekker, Inc., New York, USA, Dec. 2000.
	8	Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
	9	Henry Chang , Larry Cooke , Merrill Hunt , Grant Martin , Andrew J. McNelly , Lee Todd, Surviving the SOC revolution: a guide to platform-based design, Kluwer Academic Publishers, Norwell, MA, 1999
	10	Geoff Coulson , Shakuntala Baichoo, Experiences in implementing a distributed object platform for multimedia applications, Software—Practice & Experience, v.30 n.6, p.663-683, May 2000 [doi>10.1002/(SICI)1097-024X(200005)30:6<663::AID-SPE313>3.3.CO;2-2]
	11	Coware. Coware N2C design system overview. http://www.coware.com/, 2000.
	12	Koen Danckaert , Francky Catthoor , Hugo J. de Man , Costas Goutis , Konstantinos Masselos, Strategy for power-efficient design of parallel systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.2, p.258-265, June 1999 [doi>10.1109/92.766753]
	13	Kristof Denolf , Peter Vos , Jan Bormans , Ivo Bolsens, Cost-Efficient C-Level Design of an MPEG-4 Video Decoder, Proceedings of the 10th International Workshop on Integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation, p.233-242, September 13-15, 2000
	14	R. Ginosar et al. Adaptive synchronization. In Proc. AINT 2000, Delft, Netherlands, July 18-20 2000.
	15	V. Gutnik and A. Chandrakasan et al. Active GHz clock network using distributed PLLs. In Proc. IEEE Int. Solid-state Circuits Conf. (ISSCC), San Francisco, USA, Feb. 2000.
	16	A. Jerraya. Hardware/software codesign. In Summer Course, Orebro, Sweden, August 14-16, 2000.
	17	C. Kulkarni. Cache optimization for multimedia applications. PhD thesis, ESAT, EE Department, Katholieke Universiteit, Leuven, Belgium, Feb. 2001.
	18	C. Kulkarni , C. Ghez , M. Miranda , F. Catthoor , H. de Man, Cache conscious data layout organization for embedded multimedia applications, Proceedings of the conference on Design, automation and test in Europe, p.686-693, March 2001, Munich, Germany
	19	Christian Lengauer, Loop Parallelization in the Polytope Model, Proceedings of the 4th International Conference on Concurrency Theory, p.398-416, August 23-26, 1993
	20	S. M. Nowick, M. B. Josepphs, and C. H. V. Berkel. Special Issue of the Proceedings of the IEEE on "Asynchronous Circuits and Systems". Feb. 1999.
	21	Thierry J.-F. Omnés , Thierry Franzetti , Francky Catthoor, Interactive co-design of high throughput embedded multimedia, Proceedings of the 37th conference on Design automation, p.328-331, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337430]
	22	T. J.-F. Omnes. Acropolis: a System-Level Precompiler for Data Transfer and Storage Exploration (DTSE) in High- Throughput Embedded System Design. Ph.D dissertation in Real-time Systems, Automation and Robotics, Centre de Recherche en Informatique de l'Ecole Nationale Superieure des Mines, Paris, France, May 2001.
	23	T. J.-F. Omnes. Space-time memory access patterns: a step towards the object-oriented design of low-cost distributed platforms. In 5th Int. Wsh. on Software and COmPilers for Embedded Systems (SCOPES), St Goar, Germany, March 20-22, 2001.
	24	C. Piguet. Parallelism and low-power. In Proc. Symp. Architectures de Machines (SymA'99), Rennes, France, June 8, 1999.
	25	M. Renaudin, Asynchronous circuits and systems: a promising design alternative, Proceedings of MIGAS fourth session on Microelectronics for telecommunications : managing high complexity and mobility: managing high complexity and mobility, p.133-149, December 2000, Autrans, France
	26	J. Robinson. Efficient general-purpose image compression with binary tree predictive coding. IEEE Trans. on Image Processing, 6(4):601-608, Apr. 1997.
	27	Sematech. SIA rodmap. http://notes.sematech.org/ntrs/rdmpmem.nsf, 1997.
	28	Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.384-390, November 06-10, 1994, San Jose, California, United States
	29	C. Ussery. Configurable Platforms: The ASIC Revolution. In Invited talk, 37th ACM/IEEE Design Automation Conf. (DAC), Los Angeles, USA, June 2000.
	30	M. van Swaaij, F. Franssen, F. Catthoor, and H. de Man. Modeling data and control flow for high-level memory management. In Proc. 3rd ACM/IEEE European Design Automation Conf. (EDAC), pages 8-13, Brussels, Belgium, Mar. 1992.
	31	Arnout Vandecappelle , Miguel Miranda , Erik Brockmeyer , Francky Catthoor , Diederik Verkest, Global multimedia system design exploration using accurate memory organization feedback, Proceedings of the 36th ACM/IEEE conference on Design automation, p.327-332, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309945]
	32	Wayne Wolf, Object-oriented cosynthesis of distributed embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.3, p.301-314, July 1996 [doi>10.1145/234860.234861]
	33	Sven Wuytack , Francky Catthoor , Gjalt de Jong , Bill Lin , Hugo de Man, Flow Graph Balancing for Minimizing the Required Memory Bandwidth, Proceedings of the 9th international symposium on System synthesis, p.127, November 06-08, 1996