ACM Home Page
Please provide us with feedback. Feedback
Automation of etching-pattern layout
Full text PdfPdf (883 KB)
Source
Communications of the ACM archive
Volume 14 ,  Issue 11  (November 1971) table of contents
Pages: 720 - 730  
Year of Publication: 1971
ISSN:0001-0782
Authors
Itaru Aramaki  Sumitomo Electric Industries, Ltd., Osaka, Japan
Tomokazu Kawabata  Sumitomo Electric Industries, Ltd., Osaka, Japan
Kazuhiko Arimoto  Sumitomo Electric Industries, Ltd., Osaka, Japan
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 2,   Downloads (12 Months): 8,   Citation Count: 5
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/362854.362886
What is a DOI?

ABSTRACT

HELP (Heuristic Etching-Pattern Layout Program) is an application program developed to computerize the tedious and error-prone although vitally important wiring design of printed circuit boards. HELP helps automate a design stage one step closer to production than logical design. It can be used to design wiring patterns of two-layer circuit boards on which ICs in dual-in-line packages as well as discrete components such as transistors and resistors have been placed. HELP employs two methods of wiring. One is the heuristic method, which simulates human approaches to wiring design, and the other is the theoretically interesting but time-consuming method of maze-running, based on the Lee's algorithm. HELP performs more than 90 percent of required wiring by the heuristic method. The maze-running method finds an optimal path with respect to a performance function for each point-to-point, and point-to-line connection. It can bring the number of successful wiring connections very close to 100 percent.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Lee, C. Y: An algorithm for path connections and its applications. IRE Trans. (Sept. 1961), 346-365.
 
2
Fisk, C.J., Caskey, D.L., and West, L.E. ACCEL: Automated Circuit Card Etching Layout. Proc. IEEE 55, 11 (Nov. 1967), 1971-1982.


Collaborative Colleagues:
Itaru Aramaki: colleagues
Tomokazu Kawabata: colleagues
Kazuhiko Arimoto: colleagues