ACM Home Page
Please provide us with feedback. Feedback
A pipelined architecture for partitioned DWT based lossy image compression using FPGA's
Full text PdfPdf (163 KB)
Source International Symposium on Field Programmable Gate Arrays archive
Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays table of contents
Monterey, California, United States
Pages: 201 - 206  
Year of Publication: 2001
ISBN:1-58113-341-3
Authors
Jörg Ritter  Institute for Computer Science, Martin-Luther-University Halle-Wittenberg, 06120 Halle, Germany
Paul Molitor  Institute for Computer Science, Martin-Luther-University Halle-Wittenberg, 06120 Halle, Germany
Sponsor
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 1,   Downloads (12 Months): 34,   Citation Count: 2
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/360276.360350
What is a DOI?

ABSTRACT

Discrete wavelet transformations (DWT) followed by embedded zerotree encoding is a very efficient technique for image compression \cite{TenLectures, Shapiro, Spiht}. However, the algorithms proposed in literature assume random access to the whole image. This makes the algorithms unsuitable for hardware solutions because of extensive access to external memory. Here, we present an efficient architecture for computing DWT of images, which is based on a partitioned approach for lossy image compression~\cite{Ritter}. The architecture achieves its computational power by using pipelining and taking advantage of the flexible memory configurations available in FPGA's.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
H. Chao, P. Fisher, and Z. Hua. An approach to integer wavelet transformations for lossless image compression. Technical Paper, University of North Texas, Denton, TX 76208, U.S.A., 1996.
 
2
 
3
J. Ritter and P. Molitor. A partitioned wavelet-based approach for image compression using FPGA's. In Proceedings of the 2000 Custom Integrated Circuits Conference, pages 547-550. IEEE, 2000.
 
4
A. Said and W. A. Pearlman. A new fast and efficient image codec based on set partitioning in hierarchical trees. In Trans. Signal Processing, volume 5, no.9, pages 1303-1310. IEEE, 1996.
 
5
J. Shapiro. Embedded image coding using zerotrees of wavelet coefficients. In Trans. Signal Processing, volume 11, pages 3115-3162. IEEE, 1993.
 
6
S. Sutter. FPGA-architectures for partitioned wavelet transformations on images. Master thesis (in German), Martin-Luther-University Halle-Wittenberg, D-06099 Halle, Germany, 1999.
 
7
W. Sweldens. The lifting scheme: A custom-design construction of biorthogonal wavelets. In Applied and Computational Harmonic Analysis, volume 3, no.2, pages 186-200, 1996.
 
8
9


Collaborative Colleagues:
Jörg Ritter: colleagues
Paul Molitor: colleagues