Configuration compression for FPGA-based embedded systems

ABSTRACT

FPGAs are a promising technology for developing high-performance embedded systems. The density and performance of FPGAs have drastically improved over the past few years. Consequently, the size of the configuration bit-streams has also increased considerably. As a result, the cost-effectiveness of FPGA-based embedded systems is significantly affected by the memory required for storing various FPGA configurations. This paper proposes a novel compression technique that reduces the memory required for storing FPGA configurations and results in high decompression efficiency. Decompression efficiency corresponds to the decompression hardware cost as well as the decompression rate. The proposed technique is applicable to any SRAM-based FPGA device since configuration bit-streams are processed as raw data. The required decompression hardware is simple and is independent of the individual semantics of configuration bit-streams or specific features of the on-chip configuration mechanism. Moreover, the time to configure the device is not affected by our compression technique. Using our technique, we demonstrate up to $41 \%$ savings in memory for configuration bit-streams of several real-world applications.

REFERENCES

• 1: Altera PLD Devices, http://www.altera.com/html/products/about.html
• 2: Atmel FPGA, http://www.atmel.com/atmel/products/prod3.htm
• 3: Kiran Bondalapati , Viktor K. Prasanna, Loop Pipelining and Optimization for Run Time Reconfiguration, Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing, p.906-915, May 01-05, 2000
• 4: A. Dandalis, Dynamic Logic Synthesis for Recongurable Devices", PhD Thesis, Dept. of Electrical Engineering, University of Southern California. Under Preparation.
• 5: Andreas Dandalis , Viktor K. Prasanna , José D. P. Rolim, A Comparative Study of Performance of AES Final Candidates Using FPGAs, Proceedings of the Second International Workshop on Cryptographic Hardware and Embedded Systems, p.125-140, August 17-18, 2000
• 6: Andreas Dandalis , Viktor K. Prasanna , Jose D. P. Rolim, An Adaptive Cryptographic Engine for IPSec Architectures, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.132, April 17-19, 2000
• 7: S. Hauck, Z. Li, and E. J. Schwabe, Conguration Compression for the Xilinx XC6200 FPGA", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 8, pp. 1107-1113, August, 1999.
• 8: Scott Hauck , William D. Wilson, Runlength Compression Techniques for FPGA Configurations, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.286, April 21-23, 1999
• 9: Stan Liao , Srinivas Devadas , Kurt Keutzer, A text-compression-based method for code size minimization in embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.4 n.1, p.12-38, Jan. 1999 [doi>10.1145/298865.298867]
• 10: Charles Lefurgy , Peter Bird , I-Cheng Chen , Trevor Mudge, Improving code density using compression techniques, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.194-203, December 01-03, 1997, Research Triangle Park, North Carolina, United States
• 11: Mark Nelson , Jean-Loup Gailly, The data compression book (2nd ed.), MIS:Press, New York, NY, 1995
• 12: Reetinder P. S. Sidhu , Sameer Wadhwa , Alessandro Mei , Viktor K. Prasanna, A Self-Reconfigurable Gate Array Architecture, Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications, p.106-120, August 27-30, 2000
• 13: World Semiconductor Trade Statistics Organization, http://www.wsts.org
• 14: Xilinx Virtex Series FPGAs, http://www.xilinx.com/products/virtex.ht

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.1 Design Styles
          Subjects: Logic arrays

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

General Terms:
Design, Performance