Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipelining

ABSTRACT

The new design methodology for secret-key block ciphers, based on introducing an optimum number of pipeline stages inside of a cipher round is presented and evaluated. This methodology is applied to five well-known modern ciphers, Triple DES, Rijndael, RC6, Serpent, and Twofish, with the goal to first obtain the architecture with the optimum throughput to area ratio, and then the architecture with the highest possible throughput. All ciphers are modeled in VHDL, and implemented using Xilinx Virtex FPGA devices. It is demonstrated that all investigated ciphers can operate with similar maximum clock frequencies, in the range from 95 to 131 MHz, limited only by the delay of a single CLB layer and delays of interconnects. Rijndael, RC6, Twofish, and Serpent achieve throughputs in the range from 12.1 Gbit/s to 16.8 Gbit/s; and Triple DES achieves the throughput of 7.5 Gbit/s. Because of the optimum speed to cost ratio, the proposed architecture seems to be very well suited for practical implementations of secret-key block ciphers using both FPGAs and custom ASICs. We also show that using this architecture for comparing hardware performance of secret-key block ciphers, such as AES candidates, operating in non-feedback cipher modes, leads to the more prudent and fairer analysis than comparisons based on other types of pipelined architectures.

REFERENCES

• 1: Advanced Encryption Standard Development Effort. http://www.nist.gov/aes.
• 2: ANSI X9.52-1998. Triple Data Encryption Algorithm Modes of Operation. American National Standard Institute, 1998.
• 3: Andreas Dandalis , Viktor K. Prasanna , José D. P. Rolim, A Comparative Study of Performance of AES Final Candidates Using FPGAs, Proceedings of the Second International Workshop on Cryptographic Hardware and Embedded Systems, p.125-140, August 17-18, 2000
• 4: A. J. Elbirt , C. Paar, An FPGA implementation and performance evaluation of the Serpent block cipher, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.33-40, February 10-11, 2000, Monterey, California, United States [doi>10.1145/329166.329176]
• 5: Elbirt, A. J., Yip, W., Chetwynd, B., Paar, C. An FPGA implementation and performance evaluation of the AES block cipher candidate algorithm finalists, Proc. 3rd Advanced Encryption Standard (AES) Candidate Conference, New York, April 13-14, 2000.
• 6: FIPS 46-2, Data Encryption Standard, revised version issued as FIPS 46-3, National Institute of Standards and Technology, 1999.
• 7: FIPS 185. Escrowed Encryption Standard (EES). National Institute of Standards and Technology, 1994.
• 8: Gaj, K., and Chodowiec P. Comparison of the hardware performance of the AES candidates using reconfigurable hardware, Proc. 3 rd Advanced Encryption Standard (AES) Candidate Conference, New York, April 13-14, 2000.
• 9: Gaj K. and Chodowiec P. Hardware performance of the AES finalists - survey and analysis of results, available at http://ece.gmu.edu/crypto/AES_survey.pdf
• 10: Kris Gaj , Pawel Chodowiec, Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Arrays, Proceedings of the 2001 Conference on Topics in Cryptology: The Cryptographer's Track at RSA, p.84-99, April 08-12, 2001
• 11: Ichikawa, T., Kasuya, T., Matsui, M., Hardware Evaluation of the AES Finalists. Proc. 3rd Advanced Encryption Standard (AES) Candidate Conference, New York, April 13-14, 2000.
• 12: Cameron Patterson, A Dynamic FPGA Implementation of the Serpent Block Cipher, Proceedings of the Second International Workshop on Cryptographic Hardware and Embedded Systems, p.141-155, August 17-18, 2000
• 13: Third AES Candidate Conference, http://csrc.nist.gov/encryption/aes/round2/conf3/aes3conf.htm.
• 14: Steven Trimberger , Raymond Pang , Amit Singh, A 12 Gbps DES Encryptor/Decryptor Core in an FPGA, Proceedings of the Second International Workshop on Cryptographic Hardware and Embedded Systems, p.156-163, August 17-18, 2000
• 15: Weaver, N., Wawrzynek, J. A comparison of the AES candidates amenability to FPGA Implementation, Proc. 3rd Advanced Encryption Standard (AES) Candidate Conference, New York, April 13-14, 2000.
• 16: Weeks, B., Bean, M., Rozylowicz, T., and Ficke C. Hardware performance simulations of Round 2 Advanced Encryption Standard algorithms. NSA's final report on hardware evaluations, published May 15, 2000, available at http://csrc.nist.gov/encryption/aes/round2/r2anlsys.htm#NSA
• 17: D. Craig Wilcox , Lyndon G. Pierson , Perry J. Robertson , Edward L. Witzke , Karl Gass, A DES ASIC Suitable for Network Encryption at 10 Gbps and Beyond, Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems, p.37-48, August 12-13, 1999

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Hardware description languages

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

General Terms:
Algorithms, Design, Experimentation, Performance, Security, Standardization, Theory

Keywords:
AES, fast architectures, pipelining, secret-key ciphers