Reprogrammable network packet processing on the field programmable port extender (FPX)

ABSTRACT

A prototype platform has been developed that allows processing of packets at the edge of a multi-gigabit-per-second network switch. This system, the Field Programmable Port Extender (FPX), enables packet processing functions to be implemented as modular components in reprogrammable hardware. All logic on the on the FPX is implemented in two Field Programmable Gate Arrays (FPGAs). Packet processing functions in the system are implemented as dynamically-loadable modules.Core functionality of the FPX is implemented on an FPGA called the Networking Interface Device (NID). The NID contains the logic to transmit and receive packets over a network, dynamically reprogram hardware modules, and route individual traffic flows. A full, non-blocking, switch is implemented on the NID to route packets between the networking interfaces and the modular components. Modular components of the FPX are implemented on a second FPGA called the Reprogrammable Application Device (RAD). Modules are loaded onto the RAD via reconfiguration and/or partial partial reconfiguration of the FPGA.Through the combination of the NID and the RAD, the FPX can individually reconfigure the packet processing functionality for one set of traffic flows, while the rest of the system continues to operate. The platform simplifies the development and deployment of new hardware-accelerated packet processing circuits. The modular nature of the system allows an active router to migrate functionality from softare plugins to hardware modules.

REFERENCES

• 1: S. Hauck, "The roles of FPGA in reprogrammable systems,"Proceedings of the IEEE vol.86, pp.615-638, Apr. 1998.
• 2: W.Marcu , I. Hadzic, A. McAuley, and J. Smith, Protocol boosters: A0pplying programmability to network infratructure, IEEE Communications Magazine vol. 36, no. 10, pp. 79-83, 1998.
• 3: John W. Lockwood , Jon S. Turner , David E. Taylor, Field programmable port extender (FPX) for distributed routing and queuing, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.137-144, February 10-11, 2000, Monterey, California, United States [doi>10.1145/329166.329196]
• 4: Haoran Duan , J. W. Lockwood , S. M. Kang , J. D. Will, A High-Performance OC-12/OC-48 Queue Design Prototype for Input-buffered ATM Switches, Proceedings of the INFOCOM '97. Sixteenth Annual Joint Conference of the IEEE Computer and Communications Societies. Driving the Information Revolution, p.20, April 09-11, 1997
• 5: M. Bossardt, J.W. Lockwood, S.M. Kang, and S.-Y. Park, Available bit rate architecture and imulation for an input-bu ered and per-vc queued ATM witch, in GLOBECOM'98 (Sydney,Australia), pp. 1817 -1822, Nov. 1998.
• 6: Tom Chaney , J. Andrew Fingerhut , Margaret Flucke , Jonathan Turner, Design of a Gigabit ATM Switch, Proceedings of the INFOCOM '97. Sixteenth Annual Joint Conference of the IEEE Computer and Communications Societies. Driving the Information Revolution, p.2, April 09-11, 1997
• 7: J. W. Lockwood, H. Duan, J. J. Morikuni, S. M. Kang, S. Akkineni, and R. H. Campbell, Scalable optoelectronic ATM networks: The iPOINT fully functional te tbed, IEEE Journal of Lightwave Technology pp.1093 -1103,June 1995.
• 8: Illinois Pulsar-based Optical Interconnect (iPOINT) Homepage.http://ipoint.vlsi.uiuc.edu Sept. 1999.
• 9: W. We tfeldt,Internet reconfigurable logic for creating web-enabled devices. Xilinx Xcell, Q1 1999.
• 10: S. Kelem, Virtex configuration architecture advanced ue's guide. Xilinx XAPP151, Sept. 1999.
• 11: J. S. Turner,Gigabit Technology Distribution Program.http://www.arl.wustl.edu/ gigabitkits/kits.html Aug.1999.
• 12: J. Lockwood and D.Lim, Hello World:A imple application for the field programmable port extender (FPX), tech. rep., WUCS-00-12, Washington University, Department of Computer Science, July 11, 2000.
• 13: Field Programmable Port Extender Homepage. http://www.arl.wustl.edu/projects/fpx/Aug. 2000.
• 14: S. Choi, J. Dehart, R. Keller, J. Lockwood, J. Turner, and T. Wolf, Design of a flexible open platform for high performance active networks, in Allerton Conference (Champaign,IL), 1999.
• 15: D. S. Alexander, M. W. Hicks, P. Kakkar, A. D. Keromytis, M. Shaw, J. T. Moore, C. A. Gunter, J. Trevor, S.M. Nettle, and J.M. Smithin The 1998 ACM SIGPLAN Workshop on ML / International Conference on Functional Programming (ICFP),1998.
• 16: J. D. DeHart, W.D. Richard, E.W. Spitznagel, and D. E. Taylor, The mart port card:An embedded Unix processor architecture for network management and active networking,IEEE/ACM Transactions on Netorking Submitted July 2000.
• 17: D. Decasper, G. Parulkar, S. Choi, J. DeHart, T. Wolf, and B.Plattner,Design issues for high performance active routers,IEEE Network vol.13, Jan.1999.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.1 Network Architecture and Design
          Subjects: Packet-switching networks

Additional Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
  B.7 INTEGRATED CIRCUITS

General Terms:
Design, Experimentation, Theory

Keywords:
ATM, FPGA, IP, Internet, hardware, modularity, network, packet, processing, reconfiguration, routing