Detailed routing architectures for embedded programmable logic IP cores

ABSTRACT

As the complexity of integrated circuits increases, the ability to make post-fabrication changes to fixed ASIC chips will become more and more attractive. This ability can be realized using programmable logic cores. These cores are blocks of programmable logic that can be embedded into a fixed-function ASIC or a custom chip. Such cores differ from stand-alone FPGAs in that they can take on a variety of shapes and sizes. With this in mind, we investigate the detailed routing characteristics of rectangular programmable logic cores. We quantify the effects of having different x and y channel capacities, and show that the optimum ratio between the x and y channel widths for a rectangular core is between 1.2 and 1.5. We also present a new switch block family optimized for rectangular cores. Compared to a simple extension of an existing switch block, our new architecture leads to an 8.7% improvement in density with little effect on speed. Finally, we show that if the channel widths and switch block are chosen carefully the penalty for using a rectangular core (compared to a square core with the same logic capacity) is small; for a core with an aspect ratio of 2:1, the area penalty is 1.6% and the speed penalty is 1.1%.

REFERENCES

• 1: C. Matsumoto, "LSI Logic ASICs to add Programmable Logic Cores," Electrical Engineering Times, August 29, 1999.
• 2: C. Matsumoto, "Actel Plans to Produce FPGAs as ASIC Cores," Electrical Engineering Times, September 20, 1999.
• 3: Vaughn Betz , Jonathan Rose, Directional bias and non-uniformity in FPGA global routing architectures, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.652-659, November 10-14, 1996, San Jose, California, United States
• 4: Xilinx, Inc., The Programmable Logic Data Book, 2000.
• 5: Yao-Wen Chang , D. F. Wong , C. K. Wong, Universal switch modules for FPGA design, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.1, p.80-101, Jan. 1996 [doi>10.1145/225871.225886]
• 6: Steven Joseph Edward Wilton , Jonathan Rose , Zvenko Vranesic, Architectures and algorithms for field-programmable gate arrays with embedded memory, 1997
• 7: M. Imran Masud , Steven J. E. Wilton, A New Switch Block for Segmented FPGAs, Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications, p.274-281, August 30-September 01, 1999
• 8: Vaughn Betz , Jonathan Rose, Automatic generation of FPGA routing architectures from high-level descriptions, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.175-184, February 10-11, 2000, Monterey, California, United States [doi>10.1145/329166.329203]
• 9: Vaughn Betz , Jonathan Rose, FPGA routing architecture: segmentation and buffering to optimize speed and density, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.59-68, February 21-23, 1999, Monterey, California, United States [doi>10.1145/296399.296428]
• 10: Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
• 11: S. Yang, "Logic Synthesis and Optimization Benchmarks, Version 3.0," Tech. Report, 1991.
• 12: E.M. Sentovich et al, "SIS, A System for Sequential Circuit Analysis," Tech. Report No. UCB/ERL M92/41, 1992.
• 13: J. Cong and Y. Ding, "Flowmap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, no. 1, January 1994, pages 1-12.
• 14: Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN

General Terms:
Design, Experimentation, Performance

Keywords:
FPGA, SoC design, detailed routing, embedded cores, programmable logic