Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback
Take a look at the new version of this page: [ beta version ]. Tell us what you think.

Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures

Full text

Publisher Site , Pdf

Pdf (156 KB),

Ps (663 KB)

Source

International Symposium on Microarchitecture archive
Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture table of contents

Monterey, California, United States

Pages: 245 - 257

Year of Publication: 2000

ISBN:1-58113-196-8

Authors

Rajeev Balasubramonian	Department of Computer Science, University of Rochester
David Albonesi	Department of Electrical and Computer Engineering, University of Rochester
Alper Buyuktosunoglu	Department of Electrical and Computer Engineering, University of Rochester
Sandhya Dwarkadas	Department of Computer Science, University of Rochester

Sponsors

SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
IEEE TC - MICRO : IEEE TC - MICRO

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 21, Downloads (12 Months): 119, Citation Count: 82

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/360128.360153 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Vikas Agarwal , M. S. Hrishikesh , Stephen W. Keckler , Doug Burger, Clock rate versus IPC: the end of the road for conventional microarchitectures, Proceedings of the 27th annual international symposium on Computer architecture, p.248-259, June 2000, Vancouver, British Columbia, Canada
	2	David H. Albonesi, Dynamic IPC/clock rate optimization, Proceedings of the 25th annual international symposium on Computer architecture, p.282-292, June 27-July 02, 1998, Barcelona, Spain
	3	David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
	4	S. I. Association. The National Technology Roadmap for Engineers. Technical report, 1999.
	5	R. Balasubramonian, D. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Dynamic memory hierarchy performance optimization. Workshop on Solving the Memory Wall Problem, June 2000.
	6	P. Bannon. Alpha 21364: A scalable single-chip SMP. Microprocessor Forum, October 1998.
	7	William J. Bowhill , Shane L. Bell , Bradley J. Benschneider , Andrew J. Black , Sharon M. Britton , Ruben W. Castelino , Dale R. Donchin , John H. Edmondson , Harry R. Fair , Paul E. Gronowski , Anil K. Jain , Patricia L. Kroesen , Marc E. Lamere , Bruce J. Loughlin , Shekhar Mehata , Sribalan Santhanam , Timothy A. Shedd , Stephen C. Thierauf , Robert O. Mueller , Ronald P. Preston , Michael J. Smith, Circuit implementation of a 300-MHz 64-bit second-generation CMOS Alpha CPU, Digital Technical Journal, v.7 n.1, p.100-118, Jan. 1995
	8	D. Burger and T. Austin. The Simplescalar toolset, version 2.0. Technical Report TR-97-1342, University of Wisconsin- Madison, June 1997.
	9	William J. Dally , John W. Poulton, Digital systems engineering, Cambridge University Press, New York, NY, 1998
	10	K. I. Farkas , N. P. Jouppi, Complexity/performance tradeoffs with non-blocking loads, Proceedings of the 21ST annual international symposium on Computer architecture, p.211-222, April 18-21, 1994, Chicago, Illinois, United States
	11	J. Fleischman. Private communication. October 1999.
	12	L. Gwennap. PA-8500's 1.5M cache aids performance. Microprocessor Report, 11(15), November 17, 1997.
	13	J. Hennessy. Back to the future: Time to return to some long standing problems in computer systems? Federated Computer Conference, May 1999.
	14	Norman P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, Proceedings of the 17th annual international symposium on Computer Architecture, p.364-373, May 28-31, 1990, Seattle, Washington, United States
	15	Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263310]
	16	R. E. Kessler, The Alpha 21264 Microprocessor, IEEE Micro, v.19 n.2, p.24-36, March 1999 [doi>10.1109/40.755465]
	17	Ashok Kumar, The HP PA-8000 RISC CPU, IEEE Micro, v.17 n.2, p.27-32, March 1997 [doi>10.1109/40.592310]
	18	G. Lesartre and D. Hunt. PA-8500: The continuing evolution of the PA-8000 family. Proceedings of Compcon, 1997.
	19	G. McFarland. CMOS Technology Scaling and Its Impact on Cache Delay. PhD thesis, Stanford University, June 1997.
	20	Grant McFarland , Michael J. Flynn, Limits of Scaling MOSFETs, Stanford University, Stanford, CA, 1995
	21	Todd C. Mowry , Monica S. Lam , Anoop Gupta, Design and evaluation of a compiler algorithm for prefetching, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.62-73, October 12-15, 1992, Boston, Massachusetts, United States
	22	Parthasarathy Ranganathan , Sarita Adve , Norman P. Jouppi, Reconfigurable caches and their application to media processing, Proceedings of the 27th annual international symposium on Computer architecture, p.214-224, June 2000, Vancouver, British Columbia, Canada
	23	Anne Rogers , Martin C. Carlisle , John H. Reppy , Laurie J. Hendren, Supporting dynamic data structures on distributed-memory machines, ACM Transactions on Programming Languages and Systems (TOPLAS), v.17 n.2, p.233-263, March 1995 [doi>10.1145/201059.201065]
	24	Kenneth C. Yeager, The MIPS R10000 Superscalar Microprocessor, IEEE Micro, v.16 n.2, p.28-40, April 1996 [doi>10.1109/40.491460]

CITED BY 82

	Alper Buyuktosunoglu , David Albonesi , Stanley Schuster , David Brooks , Pradip Bose , Peter Cook, A circuit level implementation of an adaptive issue queue for power-aware microprocessors, Proceedings of the 11th Great Lakes symposium on VLSI, p.73-78, March 2001, West Lafayette, Indiana, United States
	Dmitry Ponomarev , Gurhan Kucuk , Kanad Ghose, Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
	Tejas Karkhanis , James E. Smith , Pradip Bose, Saving energy with just in time instruction delivery, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
	W. Zhang , M. Karakoy , M. Kandemir , G. Chen, A compiler approach for reducing data cache energy, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA
	I. Kadayif , M. Kandemir , N. Vijaykrishnan , M. J. Irwin , J. Ramanujam, Morphable Cache Architectures: Potential Benefits, ACM SIGPLAN Notices, v.36 n.8, p.128-137, Aug. 2001
	Rajeev Balasubramonian , Sandhya Dwarkadas , David H. Albonesi, Dynamically allocating processor resources between nearby and distant ILP, ACM SIGARCH Computer Architecture News, v.29 n.2, p.26-37, May 2001
	Ashutosh S. Dhodapkar , James E. Smith, Managing multi-configuration hardware via dynamic working set analysis, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002
	Grigorios Magklis , Michael L. Scott , Greg Semeraro , David H. Albonesi , Steven Dropsho, Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003
	I. Kadayif , A. Sivasubramaniam , M. Kandemir , G. Kandiraju , G. Chen, Generating physical addresses directly for saving instruction TLB energy, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
	Tony Givargis, Improved indexing for cache miss reduction in embedded systems, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Alper Buyuktosunoglu , David H. Albonesi , Stanley Schuster , David Brooks , Pradip Bose , Peter Cook, Power-efficient issue queue design, Power aware computing, Kluwer Academic Publishers, Norwell, MA, 2002
	Daniel Chaver , Luis Piñuel , Manuel Prieto , Francisco Tirado , Michael C. Huang, Branch prediction on demand: an energy-efficient solution, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	Chuanjun Zhang , Frank Vahid , Roman Lysecky, A self-tuning cache architecture for embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.2, p.407-425, May 2004
	Timothy Sherwood , Suleyman Sair , Brad Calder, Phase tracking and prediction, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003
	Michael C. Huang , Jose Renau , Josep Torrellas, Positional adaptation of processors: application to energy reduction, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003
	David H. Albonesi , Rajeev Balasubramonian , Steven G. Dropsho , Sandhya Dwarkadas , Eby G. Friedman , Michael C. Huang , Volkan Kursun , Grigorios Magklis , Michael L. Scott , Greg Semeraro , Pradip Bose , Alper Buyuktosunoglu , Peter W. Cook , Stanley E. Schuster, Dynamically Tuning Processor Resources with Adaptive Processing, Computer, v.36 n.12, p.49-58, December 2003
	Ravi Kokku , Taylor L. Riché , Aaron Kunze , Jayaram Mudigonda , Jamie Jason , Harrick M. Vin, A case for run-time adaptation in packet processing systems, ACM SIGCOMM Computer Communication Review, v.34 n.1, January 2004
	David H. Albonesi , Rajeev Balasubramonian , Steven G. Dropsho , Sandhya Dwarkadas , Eby G. Friedman , Michael C. Huang , Volkan Kursun , Grigorios Magklis , Michael L. Scott , Greg Semeraro , Pradip Bose , Alper Buyuktosunoglu , Peter W. Cook , Stanley E. Schuster, Dynamically Tuning Processor Resources with Adaptive Processing, Computer, v.36 n.12, p.49-58, December 2003
	Rajeev Balasubramonian , Sandhya Dwarkadas , David H. Albonesi, Dynamically managing the communication-parallelism trade-off in future clustered processors, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003
	Andy Georges , Dries Buytaert , Lieven Eeckhout , Koen De Bosschere, Method-level phase behavior in java workloads, ACM SIGPLAN Notices, v.39 n.10, October 2004
	Chen Ding , Chengliang Zhang , Xipeng Shen , Mitsunori Ogihara, Gated memory control for memory monitoring, leak detection and garbage collection, Proceedings of the 2005 workshop on Memory system performance, June 12-12, 2005, Chicago, Illinois
	Jayaprakash Pisharath , Alok Choudhary, An integrated approach to reducing power dissipation in memory hierarchies, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
	Philo Juang , Kevin Skadron , Margaret Martonosi , Zhigang Hu , Douglas W. Clark , Philip W. Diodato , Stefanos Kaxiras, Implementing branch-predictor decay using quasi-static memory cells, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.2, p.180-219, June 2004
	Arijit Ghosh , Tony Givargis, Cache optimization for embedded processor cores: An analytical approach, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.4, p.419-440, October 2004
	W. Zhang , M. Kandemir , A. Sivasubramaniam , M. J. Irwin, Performance, energy, and reliability tradeoffs in replicating hot cache lines, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA
	Raksit Ashok , Saurabh Chheda , Csaba Andras Moritz, Coupling compiler-enabled and conventional memory accessing for energy efficiency, ACM Transactions on Computer Systems (TOCS), v.22 n.2, p.180-213, May 2004
	Xipeng Shen , Yutao Zhong , Chen Ding, Locality phase prediction, ACM SIGOPS Operating Systems Review, v.38 n.5, December 2004
	David M. Brooks , Pradip Bose , Stanley E. Schuster , Hans Jacobson , Prabhakar N. Kudva , Alper Buyuktosunoglu , John-David Wellman , Victor Zyuban , Manish Gupta , Peter W. Cook, Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, v.20 n.6, p.26-44, November 2000
	I. Kadayif , A. Sivasubramaniam , M. Kandemir , G. Kandiraju , G. Chen, Optimizing instruction TLB energy using software and hardware techniques, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.229-257, April 2005
	Jaume Abella , Antonio González , Xavier Vera , Michael F. P. O'Boyle, IATAC: a smart predictor to turn-off L2 cache lines, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.1, p.55-77, March 2005
	Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache for low energy embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.2, p.363-387, May 2005
	Ann Gordon-Ross , Frank Vahid , Nikil Dutt, Fast configurable-cache tuning with a unified second-level cache, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA
	Tony Givargis, Zero cost indexing for improved processor cache performance, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.3-25, January 2006
	Jinson Koppanalil , Prakash Ramrakhyani , Sameer Desai , Anu Vaidyanathan , Eric Rotenberg, A case for dynamic pipeline scaling, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
	Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache architecture for embedded systems, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003
	Xipeng Shen , Michael L. Scott , Chengliang Zhang , Sandhya Dwarkadas , Chen Ding , Mitsunori Ogihara, Analysis of input-dependent program behavior using active profiling, Proceedings of the 2007 workshop on Experimental computer science, p.5-es, June 13-14, 2007, San Diego, California
	Steven Dropsho , Greg Semeraro , David H. Albonesi , Grigorios Magklis , Michael L. Scott, Dynamically Trading Frequency for Complexity in a GALS Microprocessor, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.157-168, December 04-08, 2004, Portland, Oregon
	Pablo Viana , Ann Gordon-Ross , Eamonn Keogh , Edna Barros , Frank Vahid, Configurable cache subsetting for fast cache tuning, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA
	Jaume Abella , Antonio González, Heterogeneous way-size cache, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia
	Chengliang Zhang , Kirk Kelsey , Xipeng Shen , Chen Ding , Matthew Hertz , Mitsunori Ogihara, Program-level adaptive memory management, Proceedings of the 2006 international symposium on Memory management, June 10-11, 2006, Ottawa, Ontario, Canada
	Shiwen Hu , Madhavi Valluri , Lizy Kurian John, Effective management of multiple configurable units using dynamic optimization, ACM Transactions on Architecture and Code Optimization (TACO), v.3 n.4, p.477-501, December 2006
	Albert Meixner , Daniel J. Sorin, Unified microprocessor core storage, Proceedings of the 4th international conference on Computing frontiers, May 07-09, 2007, Ischia, Italy
	Ann Gordon-Ross , Pablo Viana , Frank Vahid , Walid Najjar , Edna Barros, A one-shot configurable-cache tuner for improved energy and performance, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
	Dmitry Ponomarev , Gurhan Kucuk , Kanad Ghose, Dynamic Resizing of Superscalar Datapath Components for Energy Efficiency, IEEE Transactions on Computers, v.55 n.2, p.199-213, February 2006
	Peter Hallschmid , Resve Saleh, Automatic cache tuning for energy-efficiency using local regression modeling, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
	Xipeng Shen , Yutao Zhong , Chen Ding, Predicting locality phases for dynamic memory optimization, Journal of Parallel and Distributed Computing, v.67 n.7, p.783-796, July, 2007
	A. Bardine , P. Foglia , G. Gabrielli , C. A. Prete , P. Stenström, Improving power efficiency of D-NUCA caches, ACM SIGARCH Computer Architecture News, v.35 n.4, September 2007
	Kyriakos Stavrou , Pedro Trancoso, Thermal-aware scheduling for future chip multiprocessors, EURASIP Journal on Embedded Systems, v.2007 n.1, p.40-40, January 2007
	Xipeng Shen , Chengliang Zhang , Chen Ding , Michael L. Scott , Sandhya Dwarkadas , Mitsunori Ogihara, Analysis of input-dependent program behavior using active profiling, Experimental computer science on Experimental computer science, p.4-4, June 13-14, 2007, San Diego
	Rajiv Ravindran , Michael Chu , Scott Mahlke, Compiler-managed partitioned data caches for low power, ACM SIGPLAN Notices, v.42 n.7, July 2007
	K. Patel , E. Macii , L. Benini , M. Poncino, Reducing cache misses by application-specific re-configurable indexing, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.125-130, November 07-11, 2004
	Jeremy Lau , Erez Perelman , Brad Calder, Selecting Software Phase Markers with Code Structure Analysis, Proceedings of the International Symposium on Code Generation and Optimization, p.135-146, March 26-29, 2006
	Arijit Ghosh , Tony Givargis, Cache Optimization For Embedded Processor Cores: An Analytical Approach, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.342, November 09-13, 2003
	Krishna Sekar , Kanishka Lahiri , Sujit Dey, Dynamic Platform Management for Configurable Platform-Based System-on-Chips, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.641, November 09-13, 2003
	Arijit Ghosh , Tony Givargis, Analytical Design Space Exploration of Caches for Embedded Systems, Proceedings of the conference on Design, Automation and Test in Europe, p.10650, March 03-07, 2003
	Shiwen Hu , Madhavi Valluri , Lizy Kurian John, Effective Adaptive Computing Environment Management via Dynamic Optimization, Proceedings of the international symposium on Code generation and optimization, p.63-73, March 20-23, 2005
	M. Kandemir , W. Zhang , M. Karakoy, Runtime Code Parallelization for On-Chip Multiprocessors, Proceedings of the conference on Design, Automation and Test in Europe, p.10510, March 03-07, 2003
	Ann Gordon-Ross , Jeremy Lau , Brad Calder, Phase-based cache reconfiguration for a highly-configurable two-level cache hierarchy, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA
	Mirko Loghi , Paolo Azzoni , Massimo Poncino, Tag Overflow Buffering: An Energy-Efficient Cache Architecture, Proceedings of the conference on Design, Automation and Test in Europe, p.520-525, March 07-11, 2005
	Canturk Isci , Margaret Martonosi, Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.93, December 03-05, 2003
	Ashutosh S. Dhodapkar , James E. Smith, Comparing Program Phase Detection Techniques, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.217, December 03-05, 2003
	Chuanjun Zhang , Frank Vahid , Roman Lysecky, A Self-Tuning Cache Architecture for Embedded Systems, Proceedings of the conference on Design, automation and test in Europe, p.10142, February 16-20, 2004
	Ann Gordon-Ross , Frank Vahid , Nikil Dutt, Automatic Tuning of Two-Level Caches to Embedded Applications, Proceedings of the conference on Design, automation and test in Europe, p.10208, February 16-20, 2004
	Vilas Sridharan , Hossein Asadi , Mehdi B. Tahoori , David Kaeli, Reducing Data Cache Susceptibility to Soft Errors, IEEE Transactions on Dependable and Secure Computing, v.3 n.4, p.353-364, October 2006
	Ann Gordon-Ross , Frank Vahid, A self-tuning configurable cache, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
	Hashem H. Najaf-abadi , Eric Rotenberg, Architectural contesting: exposing and exploiting temperamental behavior, ACM SIGARCH Computer Architecture News, v.35 n.3, June 2007
	Hashem H. Najaf-abadi , Eric Rotenberg, Architectural contesting: exposing and exploiting temperamental behavior, ACM SIGARCH Computer Architecture News, v.35 n.3, June 2007
	Dayong Gu , Clark Verbrugge, Phase-based adaptive recompilation in a JVM, Proceedings of the sixth annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA
	Benjamin C. Lee , David Brooks, Efficiency trends and limits from comprehensive microarchitectural adaptivity, ACM SIGARCH Computer Architecture News, v.36 n.1, March 2008
	Xiaodong Li , Ritu Gupta , Sarita V. Adve , Yuanyuan Zhou, Cross-component energy management: Joint adaptation of processor and memory, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.3, p.14-es, September 2007
	Afrin Naz , Krishna Kavi , Wentong Li , Philip Sweany, Tiny split data-caches make big performance impact for embedded applications, Journal of Embedded Computing, v.2 n.2, p.207-219, April 2006
	Subhasis Banerjee , G. Surendra , S. K. Nandy, On the effectiveness of phase based regression models to trade power and performance using dynamic processor adaptation, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.8, p.797-815, August, 2008
	Chen Huang , David Sheldon , Frank Vahid, Dynamic tuning of configurable architectures: the AWW online algorithm, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA
	Vincenzo Catania , Maurizio Palesi , Davide Patti, Reducing complexity of multiobjective design space exploration in VLIW-based embedded systems, ACM Transactions on Architecture and Code Optimization (TACO), v.5 n.2, p.1-33, August 2008
	Tyler Sondag , Hridesh Rajan, Phase-guided thread-to-core assignment for improved utilization of performance-asymmetric multi-core processors, Proceedings of the 2009 ICSE Workshop on Multicore Software Engineering, p.73-80, May 18-18, 2009
	Seung Woo Son , Mahmut Kandemir , Mustafa Karakoy , Dhruva Chakrabarti, A compiler-directed data prefetching scheme for chip multiprocessors, Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming, February 14-18, 2009, Raleigh, NC, USA
	Eric Chun , Zeshan Chishti , T. N. Vijaykumar, Shapeshifter: Dynamically changing pipeline width and speed to address process variations, Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture, p.411-422, November 08-12, 2008
	Ronald G. Dreslinski , Gregory K. Chen , Trevor Mudge , David Blaauw , Dennis Sylvester , Krisztian Flautner, Reconfigurable energy efficient near threshold cache architectures, Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture, p.459-470, November 08-12, 2008
	Alok Garg , Michael C. Huang, A performance-correctness explicitly-decoupled architecture, Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture, p.306-317, November 08-12, 2008
	David K. Tam , Reza Azimi , Livio B. Soares , Michael Stumm, RapidMRC: approximating L2 miss rate curves on commodity systems for online optimizations, ACM SIGPLAN Notices, v.44 n.3, March 2009
	Jun Yao , Shinobu Miwa , Hajime Shimada , Shinji Tomita, A Dynamic Control Mechanism for Pipeline Stage Unification by Identifying Program Phases, IEICE - Transactions on Information and Systems, v.E91-D n.4, p.1010-1022, April 2008
	Hillery C. Hunter , Erik M. Nystrom , Daniel A. Connors , Wen-mei W. Hwu, Hardware-compiler co-design for adjustable data power savings, Microprocessors & Microsystems, v.33 n.4, p.244-253, June, 2009