The store-load address table and speculative register promotion

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

The store-load address table and speculative register promotion

Full text

Publisher Site , Pdf

Pdf (171 KB),

Ps (2.97 MB)

Source

International Symposium on Microarchitecture archive
Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture table of contents

Monterey, California, United States

Pages: 235 - 244

Year of Publication: 2000

ISBN:1-58113-196-8

Authors

Matthew Postiff	Advanced Computer Architecture Laboratory, University of Michigan, 1301 Beal Ave., Ann Arbor, MI
David Greene	Advanced Computer Architecture Laboratory, University of Michigan, 1301 Beal Ave., Ann Arbor, MI
Trevor Mudge	Advanced Computer Architecture Laboratory, University of Michigan, 1301 Beal Ave., Ann Arbor, MI

Sponsors

SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
IEEE TC - MICRO : IEEE TC - MICRO

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 5, Downloads (12 Months): 24, Citation Count: 7

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/360128.360152 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Alexander Klaiber. The Technology Behind Crusoe TM Processors. Transmeta Corporation. January 2000.
	2	Alexandru Nicolau, Run-time disambiguation: coping with statically unpredictable dependencies, IEEE Transactions on Computers, v.38 n.5, p.633-678, May 1989
	3	John Lu , Keith D. Cooper, Register promotion in C programs, Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation, p.308-319, June 16-18, 1997, Las Vegas, Nevada, United States
	4	A. V. S. Sastry , Roy D. C. Ju, A new algorithm for scalar register promotion based on SSA form, Proceedings of the ACM SIGPLAN 1998 conference on Programming language design and implementation, p.15-25, June 17-19, 1998, Montreal, Quebec, Canada
	5	Raymond Lo , Fred Chow , Robert Kennedy , Shin-Ming Liu , Peng Tu, Register promotion by sparse partial redundancy elimination of loads and stores, Proceedings of the ACM SIGPLAN 1998 conference on Programming language design and implementation, p.26-37, June 17-19, 1998, Montreal, Quebec, Canada
	6	Malcom J. Wing and Edmund J. Kelly, Transmeta Corporation. Method and apparatus for aliasing memory data in an advanced microprocessor. United States Patent 5926832. http://www.patents. ibm.com.
	7	David Bernstein, Martin E. Hopkins, and Michael Rodeh, International Business Machines Corporation. Speculative Load Instruction Rescheduler for a Compiler Which Moves Load Instructions Across Basic Block Boundaries While Avoiding Program Exceptions. United States Patent 5526499. http:// www.patents.ibm.com.
	8	David M. Gallagher , William Y. Chen , Scott A. Mahlke , John C. Gyllenhaal , Wen-mei W. Hwu, Dynamic memory disambiguation using the memory conflict buffer, ACM SIGPLAN Notices, v.29 n.11, p.183-193, Nov. 1994
	9	Tokuzo Kiyohara, Wen-mei W. Hwu; William Chen, Matsushita Electric Industrial Co., Ltd., and The Board of Trustees of the University of Illinois. Memory conflict buffer for achieving memory disambiguation in compile-time code schedule. United States Patent 5694577. http://www.patents.ibm.com.
	10	Douglas C. Burger and Todd M. Austin. The SimpleScalar Tool Set, Version 2.0. University of Wisconsin, Madison Tech. Report. June, 1997.
	11	UNIX System Laboratories Inc. System V Application Binary Interface: MIPS Processor Supplement. Unix Press/Prentice Hall, Englewood Cliffs, New Jersey, 1991.
	12	Matthew Postiff, David Greene, Charles Lefurgy, Dave Helder, Trevor Mudge. The MIRV SimpleScalar/PISA Compiler. University of Michigan CSE Technical Report CSE-TR-421-00. http:// www.eecs.umich.edu/mirv.
	13	Intel IA-64 Application Developer's Architecture Guide. May 1999. Order Number: 245188-001.
	14	H. Roland Kenner, Alan Karp, and William Chen, Institute for the Develoment of Emerging Architecture, L.L.C. Method and apparatus for implementing check instructions that allow for the reuse of memory conflict information if no memory conflict occurs. United States Patent 5903749. http://www.patents.ibm.com.
	15	Robert Yung , Neil C. Wilhelm, Caching processor general registers, Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors, p.307-312, October 02-04, 1995
	16	Robert Yung and Neil C. Wilhelm. Caching Processor General Registers. Sun Microsystems Laboratories Tech. Report. June, 1995.
	17	Matthew Postiff, David Greene, and Trevor Mudge. Exploiting Large Register Files in General Purpose Code. University of Michigan Technical Report CSE-TR-434-00. http:// www.eecs.umich.edu/mirv.
	18	H. Dietz , C. H. Chi, CRegs: a new kind of memory for referencing arrays and pointers, Proceedings of the 1988 ACM/IEEE conference on Supercomputing, p.360-367, November 12-17, 1988, Orlando, Florida, United States
	19	Steve Nowakowski , Matthew T. O'Keefe, A CRegs Implementation Study Based on the MIPS-X RISC Processor, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.558-563, October 11-14, 1992
	20	Peter Dahl , Matthew O'Keefe, Reducing memory traffic with CRegs, Proceedings of the 27th annual international symposium on Microarchitecture, p.100-104, November 30-December 02, 1994, San Jose, California, United States [doi>10.1145/192724.192735]
	21	David W. Wall, Global register allocation at link time, Proceedings of the 1986 SIGPLAN symposium on Compiler construction, p.264-275, June 25-27, 1986, Palo Alto, California, United States
	22	Ben Heggy , Mary Lou Soffa, Architectural support for register allocation in the presence of aliasing, Proceedings of the 1990 conference on Supercomputing, p.730-739, October 1990, New York, New York, United States
	23	Tzi-cker Chiueh, An integrated memory management scheme for dynamic alias resolution, Proceedings of the 1991 ACM/IEEE conference on Supercomputing, p.682-691, November 18-22, 1991, Albuquerque, New Mexico, United States [doi>10.1145/125826.126157]
	24	David R. Ditzel , H. R. McLellan, Register allocation for free: The C machine stack cache, Proceedings of the first international symposium on Architectural support for programming languages and operating systems, p.48-56, March 01-03, 1982, Palo Alto, California, United States

CITED BY 7

	Markus Mock , Manuvir Das , Craig Chambers , Susan J. Eggers, Dynamic points-to sets: a comparison with static analyses and potential applications in program understanding and optimization, Proceedings of the 2001 ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering, p.66-72, June 2001, Snowbird, Utah, United States
	Soner Önder , Rajiv Gupta, Load and store reuse using register file contents, Proceedings of the 15th international conference on Supercomputing, p.289-302, June 2001, Sorrento, Italy
	Jin Lin , Tong Chen , Wei-Chung Hsu , Pen-Chung Yew, Speculative register promotion using Advanced Load Address Table (ALAT), Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
	David Koes , Mihai Budiu , Girish Venkataramani, Programmer specified pointer independence, Proceedings of the 2004 workshop on Memory system performance, June 08-08, 2004, Washington, D.C.
	Jin Lin , Wei-Chung Hsu , Pen-Chung Yew , Roy Dz-Ching Ju , Tin-Fook Ngai, Recovery code generation for general speculative optimizations, ACM Transactions on Architecture and Code Optimization (TACO), v.3 n.1, p.67-89, March 2006
	Xiaoru Dai , Antonia Zhai , Wei-Chung Hsu , Pen-Chung Yew, A General Compiler Framework for Speculative Optimizations Using Data Speculative Code Motion, Proceedings of the international symposium on Code generation and optimization, p.280-290, March 20-23, 2005
	James Tuck , Wonsun Ahn , Luis Ceze , Josep Torrellas, SoftSig: software-exposed hardware signatures for code analysis and optimization, ACM SIGPLAN Notices, v.43 n.3, March 2008