A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality

Full text

Publisher Site , Pdf

Pdf (153 KB),

Ps (856 KB)

Source

International Symposium on Microarchitecture archive
Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture table of contents

Monterey, California, United States

Pages: 32 - 41

Year of Publication: 2000

ISBN:1-58113-196-8

Authors

Zhao Zhang	Department of Computer Science, College of William and Mary, Williamsburg, VA
Zhichun Zhu
Xiaodong Zhang

Sponsors

SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
IEEE TC - MICRO : IEEE TC - MICRO

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 24, Downloads (12 Months): 83, Citation Count: 15

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/360128.360134 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Doug Burger , James R. Goodman , Alain Kägi, Memory bandwidth limitations of future microprocessors, Proceedings of the 23rd annual international symposium on Computer architecture, p.78-89, May 22-24, 1996, Philadelphia, Pennsylvania, United States
	2	D. C. Burger and T. M. Austin. The SimpleScalar Tool Set, Version 2.0. Technical Report CS-TR-1997-1342, University of Wisconsin, Madison, June 1997.
	3	C.-L. Chen , C.-K. Liao, Analysis of vector access performance on skewed interleaved memory, Proceedings of the 16th annual international symposium on Computer architecture, p.387-394, April 1989, Jerusalem, Israel
	4	Compaq Computer Corp. Technology for performance: Compaq professional workstation XP1000, Jan. 1999. White paper (document number ECG050/0199).
	5	V. Cuppu and B. Jacob. Organizational design trade-offs at the DRAM, memory bus, and memory controller level: Initial results. Technical Report UMD-SCA-TR-1999-2, University of Maryland, Nov. 1999.
	6	Vinodh Cuppu , Bruce Jacob , Brian Davis , Trevor Mudge, A performance comparison of contemporary DRAM architectures, Proceedings of the 26th annual international symposium on Computer architecture, p.222-233, May 01-04, 1999, Atlanta, Georgia, United States
	7	Joel S. Emer , Douglas W. Clark, A Characterization of Processor Performance in the vax-11/780, Proceedings of the 11th annual international symposium on Computer architecture, p.301-310, January 1984
	8	Q. S. Gao, The Chinese remainder theorem and the prime memory system, Proceedings of the 20th annual international symposium on Computer architecture, p.337-340, May 16-19, 1993, San Diego, California, United States
	9	D. T. Harper, III , J. R. Jump, Performance evaluation of vector accesses in parallel memories using a skewed storage scheme, Proceedings of the 13th annual international symposium on Computer architecture, p.324-328, June 02-05, 1986, Tokyo, Japan
	10	W.-C. Hsu , J. E. Smith, Performance of cached DRAM organizations in vector supercomputers, Proceedings of the 20th annual international symposium on Computer architecture, p.327-336, May 16-19, 1993, San Diego, California, United States
	11	William L. Lynch , Gary Lauterbach , Joseph I. Chamdani, Low load latency through sum-addressed memory (SAM), Proceedings of the 25th annual international symposium on Computer architecture, p.369-379, June 27-July 02, 1998, Barcelona, Spain
	12	PostgreSQL Inc. PostgreSQL 6.5. http://www.postgresql.org.
	13	Rambus Inc. 256/288-Mbit Direct RDRAM, 2000. http://www.rambus.com/developer/downloads/rdram 256s 0060 10.pdf.
	14	B. Ramakrishna Rau, Pseudo-randomly interleaved memory, Proceedings of the 18th annual international symposium on Computer architecture, p.74-83, May 27-30, 1991, Toronto, Ontario, Canada
	15	B. R. Rau, M. S. Schlansker, and D. W. L. Yen. The CYDRA 5 stride-insensitive memory system. In Proc. of the 1989 Internaional Conference on Parallel Processing, volume 1, pages 242- 246, 1989.
	16	Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada
	17	Tadayuki Sakakibara , Katsuyoshi Kitai , Tadaaki Isobe , Shigeko Yazawa , Teruo Tanaka , Yasuhiro Inagami , Yoshiko Tamaki, Scalable parallel memory architecture with a skew scheme, Proceedings of the 7th international conference on Supercomputing, p.157-166, July 19-23, 1993, Tokyo, Japan [doi>10.1145/165939.165966]
	18	André Seznec , Jacques Lenfant, Interleaved parallel schemes: improving memory throughput on supercomputers, Proceedings of the 19th annual international symposium on Computer architecture, p.246-255, May 19-21, 1992, Queensland, Australia
	19	André Seznec , Jacques Lenfant, Odd memory systems may be quite interesting, Proceedings of the 20th annual international symposium on Computer architecture, p.341-350, May 16-19, 1993, San Diego, California, United States
	20	Kevin Skadron , Douglas W. Clark, Design Issues and Tradeoffs for Write Buffers, Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture, p.144, February 01-05, 1997
	21	G. S. Sohi. High-bandwidth interleaved memories for vector processors - a simulation study. Technical Report CS-TR-1988-790, University of Wisconsin - Madison, Sept. 1988.
	22	Srikanth T. Srinivasan , Alvin R. Lebeck, Load latency tolerance in dynamically scheduled processors, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.148-159, November 1998, Dallas, Texas, United States
	23	Standard Performance Evaluation Corporation. SPEC CPU95 Version 1.10, May 1997.
	24	Transaction Processing Performance Council. TPC Benchmark C Standard Specification, Revision 3.3.3, Apr. 1998.
	25	Mateo Valero , Tomás Lang , Eduard Ayguadé, Conflict-free access of vectors with power-of-two strides, Proceedings of the 6th international conference on Supercomputing, p.149-156, July 19-24, 1992, Washington, D. C., United States [doi>10.1145/143369.143403]
	26	M. V. Wilkes. The memory gap, Keynote Address. In Workshop on Solving the Memory Wall Problem, June 2000.
	27	W. Wong and J.-L. Baer. DRAM on-chip caching. Technical Report UW CSE 97-03-04, University of Washington, Feb. 1997.
	28	John H. Zurawski , John E. Murray , Paul J. Lemmon, The design and verification of the AlphaStation 600 5-series workstation, Digital Technical Journal, v.7 n.1, p.89-99, Jan. 1995

CITED BY 15

	Wei-Fen Lin , Steven K. Reinhardt , Doug Burger, Designing a Modern Memory Hierarchy with Hardware Prefetching, IEEE Transactions on Computers, v.50 n.11, p.1202-1218, November 2001
	Hans Vandierendonck , Koen De Bosschere, XOR-Based Hash Functions, IEEE Transactions on Computers, v.54 n.7, p.800-812, July 2005
	Zhao Zhang , Zhichun Zhu , Xiaodong Zhang, Cached DRAM for ILP Processor Memory Access Latency Reduction, IEEE Micro, v.21 n.4, p.22-32, July 2001
	Design and Optimization of Large Size and Low Overhead Off-Chip Caches, IEEE Transactions on Computers, v.53 n.7, p.843-855, July 2004
	Mazen Kharbutli , Yan Solihin , Jaejin Lee, Eliminating Conflict Misses Using Prime Number-Based Cache Indexing, IEEE Transactions on Computers, v.54 n.5, p.573-586, May 2005
	Thomas Moscibroda , Onur Mutlu, Memory performance attacks: denial of memory service in multi-core systems, Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium, p.1-18, August 06-10, 2007, Boston, MA
	Daniel Gracia Perez , Gilles Mouchard , Olivier Temam, MicroLib: A Case for the Quantitative Comparison of Micro-Architecture Mechanisms, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.43-54, December 04-08, 2004, Portland, Oregon
	Scott Rixner, Memory Controller Optimizations for Web Servers, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.355-366, December 04-08, 2004, Portland, Oregon
	Jun Shao , Brian T. Davis, The bit-reversal SDRAM address mapping, Proceedings of the 2005 workshop on Software and compilers for embedded systems, p.62-71, September 29-October 01, 2005, Dallas, Texas
	Abhas Kumar , Nisheet Jain , Mainak Chaudhuri, Long-latency branches: how much do they matter?, ACM SIGARCH Computer Architecture News, v.34 n.3, p.9-15, June 2006
	Engin Ipek , Onur Mutlu , José F. Martínez , Rich Caruana, Self-Optimizing Memory Controllers: A Reinforcement Learning Approach, ACM SIGARCH Computer Architecture News, v.36 n.3, p.39-50, June 2008
	Onur Mutlu , Thomas Moscibroda, Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems, ACM SIGARCH Computer Architecture News, v.36 n.3, p.63-74, June 2008
	Hongzhong Zheng , Jiang Lin , Zhao Zhang , Eugene Gorbatov , Howard David , Zhichun Zhu, Mini-rank: Adaptive DRAM architecture for improving memory power efficiency, Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture, p.210-221, November 08-12, 2008
	Luke Yen , Stark C. Draper , Mark D. Hill, Notary: Hardware techniques to enhance signatures, Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture, p.234-245, November 08-12, 2008
	Hongzhong Zheng , Jiang Lin , Zhao Zhang , Zhichun Zhu, Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009