ACM Home Page
Please provide us with feedback. Feedback
The cube-connected cycles: a versatile network for parallel computation
Full text PdfPdf (996 KB)
Source
Communications of the ACM archive
Volume 24 ,  Issue 5  (May 1981) table of contents
Pages: 300 - 309  
Year of Publication: 1981
ISSN:0001-0782
Authors
Franco P. Preparata  Univ. of Illinois, Urbana
Jean Vuillemin  Univ. de Paris-Sud, Orsay, France
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 13,   Downloads (12 Months): 90,   Citation Count: 159
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/358645.358660
What is a DOI?

ABSTRACT

An interconnection pattern of processing elements, the cube-connected cycles (CCC), is introduced which can be used as a general purpose parallel processor. Because its design complies with present technological constraints, the CCC can also be used in the layout of many specialized large scale integrated circuits (VLSI). By combining the principles of parallelism and pipelining, the CCC can emulate the cube-connected machine and the shuffle-exchange network with no significant degradation of performance but with a more compact structure. We describe in detail how to program the CCC for efficiently solving a large class of problems that include Fast Fourier transform, sorting, permutations, and derived algorithms.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
Barnes, G.H., Brown, R.M., Kato, M., Kuck, D.J,, Slotnick, DL, and Stokes, R.A. The ILLIAC IV computer. IEEE Trans. Comput. C-17, 8, (Aug. 1968), 746-757.
 
3
Batcher, K.E., Sorting networks and their applications. Proc. AF1PS Spring Joint Computer Conf. 32, Atlantic City, N J, April 1968, 307-314.
4
5
 
6
Guibas, L.J., Kung, H.T., and Thompson, C.D., Direct VSLI implementation of combinatorial algorithms. Res. Rept., Dept. Comp. Sci., Carnegie-Mellon Univ., Pittsburgh, PA, March 1979.
 
7
Heller, D., A survey of parallel algorithms in numerical linear algebra. Dept. Comp. Sci., Carnegie-Mellon Univ., Pittsburgh, PA, Feb. 1976.
8
 
9
Hoey, D., and Leiserson, C.L., A layout for the shuffle-exchange network. Proc. 1980 Int'l Conf. on Parallel Processing, Boyne, MI, Aug. 1980, 327-336.
 
10
 
11
Kung, H.T., and Leiserson, C.E., Algorithms for VSLI processor arrays. Symp. on Sparse Matrix Computations, Knoxville, TN, Nov. 1978.
12
 
13
 
14
Nassimi, D., and Sahni, S., Bitonic sort on a mesh-connected parallel computer. IEEE Trans. Comput. C-28, 1, (Jan. 1979) 2-7.
 
15
Pease, M.C., The indirect binary n-cube microprocessor array. 1EEE Trans. Comput. C-26, 5, (May 1977) 458-473.
16
 
17
Preparata, F.P., and Vuillemin, J., Area time optimal VLSI networks based in the cube-connected cycles. Tech. Rept. INRIA n.13, Rocquencourt, France and ACT-.21, Coord. Sci. Lab., Univ. Illinois, Urbana, IL, 1980.
 
18
Preparata, F.P., New parallel sorting schemes. 1EEE Trans. Comput. C-27, 7, (July 1978) 669-673.
 
19
Steinberg, D., and Rodeh, M., A layout for the shuffle-exchange network with O(A T/log3/2N) area. (Submitted for publication).
 
20
Stone, H.S,, Parallel processing with the perfect shuffle. IEEE Trans. Comput. C-20, 2, (Feb. 1971) 153-161.
 
21
22
23
 
24
Valiant, L.G., Parallelism in comparison problems. SlAM J. Comput., 4, 3, (Sept. 1975) 348-355.
 
25
Vuillemin, J., A combinatorial limit to the computing power of VSLI circuits. Proc. 21st Symp. on Foundations of Computer Science. Syracuse, NY, Oct. 1980, 294-300
26

CITED BY  159

Collaborative Colleagues:
Franco P. Preparata: colleagues
Jean Vuillemin: colleagues