OS and compiler considerations in the design of the IA-64 architecture

ABSTRACT

Increasing demands for processor performance have outstripped the pace of process and frequency improvements, pushing designers to find ways of increasing the amount of work that can be processed in parallel. Traditional RISC architectures use hardware approaches to obtain more instruction-level parallelism, with the compiler and the operating system (OS) having only indirect visibility into the mechanisms used.The IA-64 architecture [14] was specifically designed to enable systems which create and exploit high levels of instruction-level parallelism by explicitly encoding a program's parallelism in the instruction set [25]. This paper provides a qualitative summary of the IA-64 architecture features that support control and data speculation, and register stacking. The paper focusses on the functional synergy between these architectural elements (rather than their individual performance merits), and emphasizes how they were designed for cooperation between processor hardware, compilers and the OS.

REFERENCES

• 1: Santosh G. Abraham , Rabin A. Sugumar , Daniel Windheiser , B. R. Rau , Rajiv Gupta, Predictability of load/store instruction latencies, Proceedings of the 26th annual international symposium on Microarchitecture, p.139-152, December 01-03, 1993, Austin, Texas, United States
• 2: Advanced Micro Devices, Am29000 32-Bit Streamlined Instruction Processor Users Manual, 1988.
• 3: Calder B., D. Grunwaid and B. Zorn, "Quantifying Behavioral Differences Between C and C++ Programs," Journal of ProgrammingLanguages, pp. 313-351, Vol. 2, No. 4, 1994.
• 4: Nancy J. Warter , Pohua P. Chang , Scott A. Mahlke , William Y. Chen , Wen-mei W. Hwu, Three Architectural Models for Compiler-Controlled Speculative Execution, IEEE Transactions on Computers, v.44 n.4, p.481-494, April 1995 [doi>10.1109/12.376164]
• 5: F. C. Chow, Minimizing register usage penalty at procedure calls, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.85-94, June 20-24, 1988, Atlanta, Georgia, United States
• 6: Alain Deutsch, Interprocedural may-alias analysis for pointers: beyond k-limiting, Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation, p.230-241, June 20-24, 1994, Orlando, Florida, United States
• 7: Kemal Ebcioğlu , Erik R. Altman, DAISY: dynamic compilation for 100% architectural compatibility, Proceedings of the 24th annual international symposium on Computer architecture, p.26-37, June 01-04, 1997, Denver, Colorado, United States
• 8: M. Anton Ertl , Andreas Krall, Delayed Exceptions - Speculative Execution of Trapping Instructions, Proceedings of the 5th International Conference on Compiler Construction, p.158-171, April 07-09, 1994
• 9: David M. Gallagher , William Y. Chen , Scott A. Mahlke , John C. Gyllenhaal , Wen-mei W. Hwu, Dynamic memory disambiguation using the memory conflict buffer, Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, p.183-193, October 05-07, 1994, San Jose, California, United States
• 10: Gharachorloo K., A. Gupta, and J. Hennessy, "Two Techniques to Enhance the Performance of Memory Consistency Models," Proceedings of the 1991 International Conference on Parallel Processing, Vol. I, Architecture, pp. 355-364, CRC Press (August 1991).
• 11: John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
• 12: Hewlett Packard Company, "PA-RISC 2.0 Architecture", URL: http://devresource.hp.conv/devresource/Docs/Refs/ PA2_O (1995).
• 13: Ho W., W-C. Chang and L.H. Leung, "Optimizing the Performance of Dynamically-Linked Programs," Proceedings of the Winter USENIX Technical Conference (January 1995).
• 14: lintel Corporation, "IA-64 Architecture Software Developer's Manual", Volumes I-IV, URL: http://developer.intel.com/ design/ia-64/manuals/index.htm (January 2000).
• 15: Intel Corporation, "IA-64 Software Conventions & Runtime Architecture Guide," URL: http.'//developer.intel.com/design/ ia-64/downloads/245358.htm (January 2000).
• 16: Intel Corporation, "Intel Architecture Software Developer's Manual," URL: http://developer.intel.com/design/PentiumlI1/ manuals/, Vol. 1-3 (2000).
• 17: International Business Machines Inc., The PowerPC Architecture: A Specification for a New Family of RISC Processors, Published by Morgan Kaufman (1997).
• 18: Keller J., "The 21264: A Superscalar Alpha Processor with Out-of-Order Execution," URL: http://www.digitaLcom/info/ semiconductor/a264up1/index.html, Microprocessor Forum (October 1996).
• 19: Monica S. Lam , Robert P. Wilson, Limits of control flow on parallelism, Proceedings of the 19th annual international symposium on Computer architecture, p.46-57, May 19-21, 1992, Queensland, Australia
• 20: Daniel Leibholz , Rahul Razdan, The Alpha 21264: A 500 MHz Out-of-Order Execution Microprocessor, Proceedings of the 42nd IEEE International Computer Conference, p.28, February 23-26, 1997
• 21: Lesartre G. and D. Hunt, "PA-8500: The Continuing Evolution of the PA-8000 Family," URL: http://www.hp.com/ahp/ framed/technology/micropro/pa-8500/docs/8500.html, Proeeedings of COMPCON, (1997).
• 22: Scott A. Mahlke , William Y. Chen , Roger A. Bringmann , Richard E. Hank , Wen-Mei W. Hwu , B. Ramakrishna Rau , Michael S. Schlansker, Sentinel scheduling: a model for compiler-controlled speculative execution, ACM Transactions on Computer Systems (TOCS), v.11 n.4, p.376-408, Nov. 1993 [doi>10.1145/161541.159765]
• 23: Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
• 24: David B. Papworth, Tuning the Pentium Pro Microarchitecture, IEEE Micro, v.16 n.2, p.8-15, April 1996 [doi>10.1109/40.491458]
• 25: Michael S. Schlansker , B. Ramakrishna Rau, EPIC: Explicitly Parallel Instruction Computing, Computer, v.33 n.2, p.37-45, February 2000 [doi>10.1109/2.820037]
• 26: Sharangpani H., "Intel~ Itanium TM Processor Microarchitecture Overview," URL: http://developer.intel.com/design/IA- 64/mieroarch_ov~/index.htm (October 1999).
• 27: Abraham Silberschatz , James L. Peterson , Peter B. Galvin, Operating system concepts (3rd ed.), Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1991
• 28: SPARC International, Inc., "SPARC V9 (64-Bit SPARC) Architecture Book", URL: http.'//www.spare.eom/standards.html (1999).
• 29: Srikanth T. Srinivasan , Alvin R. Lebeck, Load latency tolerance in dynamically scheduled processors, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.148-159, November 1998, Dallas, Texas, United States
• 30: D. W. Wall, Register windows vs. register allocation, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.67-78, June 20-24, 1988, Atlanta, Georgia, United States

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Design studies