ACM Portal
  Subscribe (Full Service)    Register (Limited Service, Free)    Login
  Search:   The ACM Digital Library   The Guide
  
ACM Home Page
Please provide us with feedback. Feedback
Cache Memories
Full text PdfPdf (4.61 MB)
Source ACM Computing Surveys (CSUR) archive
Volume 14 ,  Issue 3  (September 1982) table of contents
Pages: 473 - 530  
Year of Publication: 1982
ISSN:0360-0300
Author
Alan Jay Smith  University of California, Berkeley, California
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 259,   Downloads (12 Months): 838,   Citation Count: 450
Additional Information:

references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/356887.356892
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
AGRA77a
AaRAWAL, O. P., ANO POHM, A. V. "Cache memory systems for multiprocessor architecture," in Proc. AFIPS National Computer Conference (Dallas, Tex. June 13-16, 1977), vol. 46, AFIPS Press, Arhngton, Va, pp. 955-964.
 
AICH76
AICHELMANN, F.J. Memory prefetch. IBM Tech Disclosure Bull. 18, 11 (April 1976), 3707-3708.
 
ALSA78
AL-SAYED, H.S. "Cache memory application to microcomputers," Tech. Rep. 78-6, Dep. of Computer Science, Iowa State Umv, Ames, Iowa, 1978
 
ANAC67
ANACKER, W., AND WANG, C. P. Performance evaluation of computing systems with memory hmrarchles. IEEE Trans Comput. TC-16, 6 (Dec. 1967), 764-773.
 
ANDE67a
ANDERSON, D. W., SPARACIO, F. J., AND TOMASULO, R. M. The IBM System/ 360 Model 91 Machine philosophy and instruction handling. IBM J. Res. Dev. 11, 1 (Jan. 1967), 8-24
 
ANDE67b
ANDERSON, $. F, EARLE, g. G, GOLD- SCHMIDT, R. E., AND POWERS, D. M. The IBM System/360 Model 91 Floating point execution umt. IBM J Res Dev 11, 1 (Jan. 1967), 34-53
 
ARMS81
ARMSTRONG, R. A Applying CAD to gate arrays speeds 32 bit minicomputer demgn. Electrontcs (Jan. 31, 1981), 167- 173.
 
AROR72
ARORA, $. R., AND WU, F. L. "Statistical quantification of instruction and operand traces," in Stat~sttcal Computer Performance Evaluation, Freiberger (ed.), pp. 227-239, Academic Press, New York, N Y., 1972
 
BADE79
Marc Badel , Jacques Leroudier, Performance Evaluation of a Cache Memory for a Mini-computer, Proceedings of the Third International Symposium on Modelling and Performance Evaluation of Computer Systems: Performance of Computer Systems, p.431-458, February 06-08, 1979
 
BALZ81a
BALZEN, D., GETZLAFF, K. J., HADJU, J., AND KNAUFT, G. Accelerating store m cache operatmns. IBM Tech. Disclosure Bull. 23, 12 (May 1981), 5428-5429.
 
BALZ81b
BALZEN, D., HADJU, J., AND KNAUFT, G. Preventive cast out operations in cache hierarchies. IBM Tech D~sclosure Bull. 23, 12 (May 1981), 5426-5427
 
BARS72
BARSAMIAN, H., AND DECEGAMA, A. "System design considerations of cache memories," in Proe IEEE Computer Society Conference (1972), IEEE, New York, pp 107-110
 
BEAN79
BEAN, B M., LANOSTON, K, PART- RIDCE, R., SY, K.-B Bins filter memory for Filtering out unnecessary interrogations of cache directories in a multlprocessor system United States Patent 4,- 142,234, Feb. I7, 1979.
 
BEDE79
BEDERMAN, S. Cache management system using virtual and real tags m the cache directory. IBM Tech. Dzsclosure Bull. 21, 11 (Aprd 1979), 4541.
 
BELA66
BELADY, L A A study of replacement algorithms for a virtual storage computer. IBM Syst. J. 5, 2 (1966), 78-101.
 
BELL74
BELL, J, CASASENT, D., AND BELL, C. G. An investigation of alternative cache organizations. IEEE Trans Cornput. TC-23, 4 (Aprfi 1974), 346-351.
 
BENN76
BENNETT, B. T., AND FRANACZEK, P A. Cache memory with prefetching of data by priority IBM Tech. D~sclosure Bull. 18, 12 (May 1976), 4231-4232.
 
BENN82
BENNETT, B. T, POMERENE, J. H, Pu- ZAK, T. R., AND RECHTSCHAFFEN, e. N. Prefetchmg in a multilevel memory hierarchy. IBM Tech. Dtsclosure Bull. 25, 1 (June 1982), 88
 
BERG76
BERt, H. S., AND SUMMERFIELD, A. R. CPU busy not al{ productive utfilzatlon. Share Computer Measurement and Evaluation Newsletter, no 39 (Sept. 1976), 95-97.
 
BERG78
BE~cE~, A. L, JR. Increased computer throughput by conditioned memory data prefetching. IBM Tech. D~sclosure Bull 20, 10 (March 1978), 4103.
 
BLAZ80
BLAZEJEWSKI, T. J., DOBRZYNSKI, $. M, AND WATSON, W.D. Instruction buffer with simultaneous storage and fetch operations. IBM Tech. D~sclosure Bull. 23, 2 (july 1980), 670-672.
 
BLOU80
BLOUNT, F T., BULLIONS, R. J., MAR- TIN, D B., MCGILVRAY, B L., AND RO- BINSON, J.R. Deferred cache storing method. IBM Tech. D~sclosure Bull 23, I (June 1980), 262-263
 
BOLA67
BOLAND, L J., GRANITO, G. D., MAR- COTTE, A V., MESSINA, B. U, AND SMITH, J W. The IBM System/360 Model 91 Storage system. IBM J Res Dev. 11, I (Jan 1967), 54-68.
BORG79
B. R. Borgerson , M. D. Godfrey , P. E. Hagerty , T. R. Rykken, The architecture of the SPERRY UNIVAC 1100 series systems, Proceedings of the 6th annual symposium on Computer architecture, p.137-146, April 23-25, 1979  [doi>10.1145/800090.802903]
 
CAMP76
CAMPBELL, J. E., STROHM, W. G., AND TEMPLE, Z. L Most recent class used search algorithm for a memory cache. IBM Tech. D~sclosure Bull. 18, 10 (March 1976), 3307-3308.
 
CDC74
CONTROL DATA CORP Control Data 6000 Series Computer Systems Reference Manual Arden Hills, Minn., 1974.
 
CENS78
CENSIER, L., ANO FEAUTRiER, P. A new solution to coherence problems in multmache systems. IEEE Trans. Cornput. TC-27, 12 (Dec. 1978), 1112-1118.
 
CHIA75
CHIA, D K. Optrmum implementation of LRU hardware for a 4-way set-assocIative memory. IBM Tech. D~sclosure Bull 17, 11 (April 1975), 3161-3163.
 
CHOW75
CHOW, C.K. Determining the optimum capacity of a cache memory. IBM Tech D~sclosure Bull. 17, 10 (March 1975), 3163-3166.
 
CHOW76
CHOW, C.K. Determination of cache's capacity and its matching storage hierarchy, iEEE Trans. Comput. TC-25, 2 (Feb. 1976), 157-164.
 
CHU76
CHU, W. W., AND OPDERBECK, H Program behavior and the page fault frequency replacement algorithm. Computer 9, 11 (Nov. 1976), 29-38
 
CLAR81
CLARK, D W, LAMPSON, B. W, PIER, K.A. The memory system of a high performance personal computer. IEEE Trans Comput. TC-30, 10 (Oct. 1981), 715-733
CLAR82
Douglas W. Clark, Cache Performance in the VAX-11/780, ACM Transactions on Computer Systems (TOCS), v.1 n.1, p.24-37, Feb. 1983  [doi>10.1145/357353.357356]
 
COFF73
Edward G. Coffman, Jr. , Peter J. Denning, Operating Systems Theory, Prentice Hall Professional Technical Reference, 1973
 
CONT68
CONTI, C. J., GIBSON, D. H., AND PIT- KOWSKY, S. H. Structural aspects of the system/360 Model 85 IBM Syst. J. 7, 1 (1968), 2-21
 
CONT69
CONTI, C.J. Concepts for buffer storage IEEE Computer Group News 2, 8 (March 1969), 9-13
 
COSC81
COSCARELLA, A S., AND SELLERS, F F. System for purging TLB. IBM Tech. D~sclosure Bull 24, 2 (July 1981), 910- 911.
 
CRAY76
CRAY RESEARCH, INC. Cray-1 Computer System Reference Manual. Bloommgton, Minn., 1976.
 
DEC78
DIGITAL EQUirMENT CORP. "TB/ Cache/SBI Control Technical Description--Vax-ll/780 Implementation," Document No. EK-MM780-TD-001, First Edition (Aprfi 1978), Digital Equipment Corp., Maynard, Mass., 1978.
DENN68
Peter J. Denning, The working set model for program behavior, Communications of the ACM, v.11 n.5, p.323-333, May 1968  [doi>10.1145/363095.363141]
 
DENN72
DENNING, P.J. "On modehng program behawor," in Proc Spring Joint Computer Conference, vol. 40, AFIPS Press, Arlington, Va., 1972, pp. 937-944.
 
DIET74
DIETHELM, M. A. "Level 66 cache memory," Tech. Info. Notepad 1-114, Honeywell, Phoenix, Ariz., Aprd, 1974.
DITZ82
David R. Ditzel , H. R. McLellan, Register allocation for free: The C machine stack cache, Proceedings of the first international symposium on Architectural support for programming languages and operating systems, p.48-56, March 01-03, 1982, Palo Alto, California, United States
 
DRIM81a
DRIMAK, E. G., DUTTON, P. F., HICKS, G L., AND SITLER, W. R Multiprocessor locking with a bypass for channel references. IBM Tech. D~sclosure Bull. 23, 12 (May 1981), 5329-5331.
 
DRIM81b
DRIMAK, E. G., DUTTON, P. F., AND SITLER, W. R. Attached processor simultaneous data searching and transfer via main storage controls and intercache transfer controls. IBM Tech. Disclosure Bull. 24, 1A (June 1981), 26-27.
 
DRIS80
DRISCOLL, G C., MATICK, R. E, PUZAK, T. R., AND SHEDLETSK~, J. J. Split cache with variable interleave boundary. IBM Tech Dzsclosure Bull. 22, 11 (April 1980), 5183-5186.
DUBO82
Michel Dubois , Fayė A. Briggs, Effects of cache coherency in multiprocessors, Proceedings of the 9th annual symposium on Computer Architecture, p.299-308, April 26-29, 1982, Austin, Texas, United States
 
EAST75
EASTON, M. C., AND FAGIN, R "Coldstart vs. warm-start miss ratios and multlprogramming performance," IBM Res. Rep RC 5715, Nov., 1975.
 
EAST78
EASTON, M C. Computation of cold start miss ratios. IEEE Trans. Comput TC-27, 5 (May 1978), 404-408.
 
ELEC76
ELECTRONICS MAGAZINE Altering computer architecture is way to raise throughput, suggests IBM researchers. Dec. 23, 1976, 30-31.
 
ELEC81
ELECTRONICS New TI 16-bit machine has on-chip memory. Nov 3, 1981, 57.
 
ENGE73
ENaER, T.A. Paged control store prefetch mechamsm. IBM Tech Disclosure Bull. 16, 7 (Dec. 1973), 2140-2141.
 
FAVR78
FAVRE, P., AND KUHNE, R. Fast memory organization. IBM Tech. D,sclosure Bull. 21, 2 (July 1978), 649-650.
FUKU77
Kunio Fukunaga , Tamotsu Kasai, The Efficient Use of Buffer Storage, Proceedings of the 1977 annual conference, p.399-403, January 1977  [doi>10.1145/800179.1125351]
 
FURN78
FURNEY, R.W. Selection of least recently used slot with bad entry and locked slots involved. IBM Tech D~sclosure Bull. 21, 6 (Nov. 1978), 290.
 
GECS74
GECSEI, J. Determining hit ratios for multilevel hierarchies. IBM J. Res. Dev. 18, 4 (July 1974), 316-327.
 
GIBS67
GIBSON, D H. "Consideration ,n blockoriented systems design," in Proc Spring Jt Computer Conf, vol 30, ~ Thompson Books, Washington, D.C., 1967, pp. 75-80
 
GIND77
GINDELE, J.D. Buffer block prefetching method. IBM Tech Disclosure Bull. 20, 2 (July 1977), 696-697
 
GREE74
B. Greenberg, AN EXPERIMENTAL ANALYSIS OF PROGRAM REFERENCE PATTERNS IN THE MULTICS VIRTUAL MEMORY, Massachusetts Institute of Technology, Cambridge, MA, 1974
 
GUST82
GUSTAFSON, R. N., AND SrARACIO, F. J. IBM 3081 processor unit: Design considerations and desgn process. IBM J Res. Dev. 26, 1 (Jan. 1982), 12-21.
 
HAIL79
Brent T. Hailpern , Bruce L. Hitson, S-1 architecture manual, Stanford University, Stanford, CA, 1979
 
HARD75
William James Harding, Hardware-controlled memory hierarchies and their performance., 1975
 
HARD80
HARDING, W. J, MACDOUGALL, M. H., RAYMOND, W. J. "Emprrlcal estnnation of cache miss ratios as a function of cache size," Tech. Rep. PN 820-420-700A (Sept. 26, 1980), Amdahl Corp.
 
HOEV81a
HOEVr. L, L W., AND VOLDMAN, J. Mechanism for cache replacement and prefetchmg driven by heuristic estimation of operating system behavior. IBM Tech Dtsclosure Bull. 23, 8 (Jan. 1981), 3923.
 
HOEV81b
HOEVEL, L W., AND VOLDMAN, J Cache hne reclamation and cast out avoidance under operating system control. IBM Tech. D~sclosure Bull. 23, 8 (Jan. 1981), 3912.
 
IBBE72
IBBET, R. The MU5 instruction pipeline. Comput. J 15, 1 (Jan. 1972), 42-50.
 
IBBE77
IBBET, R. N., AND HUSBAND, M. A. The MU5 name store Comput. J. 20, 3 (Aug. 1977), 227-231.
 
IBM71
IBM "IBM system/360 and System/ 370 Model 195 Functional characteristics," Form GA22-6943-2 (Nov. 1971), IBM, Armonk, N.Y.
 
IBM75
IBM "IBM System/370 Model 168 Theory of Operation/Diagrams Manual--Processor Storage Control Function (PSCF)," vol. 4, IBM, Poughkeepsin, N.Y., 1975.
 
IBM78
IBM "3033 Processor Complex, The- Dry of Operation/Diagrams Manual-- Processor Storage Control Function (PSCF)," vol. 4, IBM, Poughkeepsie, N.Y., 1978.
 
IBM82
IBM "IBM 3081 Functional characteristics," Form GA22-7076, IBM, Poughkeepsie, N.Y., 1982.
 
JOHN81
JOHNSON, R.C. Microsystems exploit mainframe methods. Electronws, Aug. 11, 1981, 119-127
 
JONE76
JONES, J. D., JUNOO, D. M, PARTRIDCE, R. L., AND SHAWLEY, B. L Updating cache data arrays w~th data stored by other CPUs. IBM Tech. D~sclosure Bull. 19, 2 (July 1976), 594-596.
 
JONE77a
JONES, J. D, AND JUNOD, D M. Cache address directory invalidation scheme for multiprocessing system. IBM Tech. Disclosure Bull. 20, 1 (June 1977), 295- 296.
 
JONE77b
JONES, J D., AND JUNOD, D. M. Pretest lookaside buffer. IBM Tech D~sclosure Bull. 20, 1 (June 1977), 297-298.
 
KAPL73
KAPLAN, K. R, AND WINDER, R O. Cache-based computer systems. IEEE Computer 6, 3 (March 1973), 30-36
 
KOBA80
KOBAYASHI, M. "An algorithm to measure the buffer growth function," Tech. Rep. PN 820413-700A (Aug. 8, 1980), Amdahl Corp
 
KONE80
KONEN, D. H., MARTIN, D. B., Mc- GILVRAY, B. L., AND TOMASULO, R. M. Demand driven instruction fetching inhibit mechanism. IBM Tech D~sclosure Bull. 23, 2 (July 1980), 716-717
 
KROF81
David Kroft, Lockup-free instruction fetch/prefetch cache organization, Proceedings of the 8th annual symposium on Computer Architecture, p.81-87, May 12-14, 1981, Minneapolis, Minnesota, United States
 
KUMA79
KUMAR, B. "A model of spatial locality and its apphcation to cache design," Tech Rep. (unpubl.), Computer Systems Laboratory, Stanford Umv., Stanford, Calif., 1979.
 
LAFF81
LAFFITTE, D. S., AND GUTTAO, K M. Fast on-chip memory extends 16 bit farofly's reach. Electronws, Feb. 24, 1981, 157-161.
LAMP80
Butler W. Lampson , Kenneth A. Pier, A processor for a high-performance personal computer, Proceedings of the 7th annual symposium on Computer Architecture, p.146-160, May 06-08, 1980, La Baule, United States  [doi>10.1145/800053.801920]
 
LEE69
LEE, F.F. Study of "look-aside" memory. IEEE Trans. Comput. TC-18, 11 (Nov 1969), 1062-1064
 
LEE80
LEE, J M., AND WEINBERGER, A. A solution to the synonym problem. IBM Tech. D~sclosure Bull. 22, 8A (Jan 1980), 3331-3333.
 
LEE82
Johnny K. F. Lee , Alan J Smith, Analysis of Branch Prediction Strategies and Branch Target Buffer, University of California at Berkeley, Berkeley, CA, 1983
 
LEHM78
LEHMAN, A., AND SCHMID, D. "The performance of small cache memories in minicomputer systems with several processors,'' in D~g~tal Memory and Storage. Springer-Verlag, New York, 1978, pp. 391-407.
LEHM80
Axel Lehmann, Performance evaluation and prediction of storage hierarchies, Proceedings of the 1980 international symposium on Computer performance modelling, measurement and evaluation, p.43-54, May 28-30, 1980, Toronto, Ontario, Canada
 
LEWI71
LEwis, P. A. W., AND YUE, P. C. "Statistical analysis of program reference patterns in a paging environment," in Proc IEEE Computer Socwty Conference, IEEE, New York, N Y., 1971.
 
LEWI73
LswIs, P. A. W., AND SHEDLER, G. S. Empirically derived micro models for sequences of page exceptions. IBM J. Res. Dev. 17, 2 (March 1973), 86-100.
 
LIND81
LINOSAY, D C. Cache memories for microprocessors. Computer Architecture News 9, 5 (Aug. 1981), 6-13.
 
LIPT68
LIPTAY, J. S Structural aspects of the System/360 Model 85, II the cache. IBM Syst J. 7, i (1968), 15-21
 
LIU82
LIu, L. Cache-splitting with information of Xi-sensmvity m tightly coupled multlprocessing systems IBM Tech. Dtsclosure Bull 25, 1 (June 1982), 54- 55
 
LOSQ82
LOSQ, J. J., PARKS, L S., SACHAR, H. E, AND YAMOUR, J. Conditmnal cache miss facdlty for handling short/long cache requests. IBM Tech. Disclosure Bull. 25, 1 (June 1982), 110-111
 
LUDL77
LUDLOW, D M., AND MOORE, B. B. Channel DAT with pin bits. IBM Tech. Dtsclosure Bull 20, 2 (July 1977), 683.
 
MACD79
MACDOUGALL, M. H. "The stack growth function model," Tech. Rep. 820228-700A (April 1979), Amdahl Corp.
 
MARU75
MARUYAMA, K rnLRU page replacement algorithm in terms of the reference matrix. IBM Tech D~sclosure Bull 17, 10 (March 1975), 3101-3103.
 
MARU76
MARUYAMA, K. implementatmn of the stack operation circuit for the LRU algorlthm. IBM Tech Dtsclosure Bull. 19, I (June 1976), 321-325
 
MATT71
MATTSON, R. L. Evaluation of multilevel memories. IEEE Trans Magnetws MAG-7, 4 (Dec. 1971), 814-819.
 
MATT70
MATTSON, R. L., GECSF. I, J., SLUTZ, D. R., AND TRAiGER, I. L Evaluation techniques for storage hierarchies. IBM Syst J. 9, 2 (1970), 78-117.
MAZA77
Guy Mazare, A few examples of how to use a symmetrical multi-micro-processor, Proceedings of the 4th annual symposium on Computer architecture, p.57-62, March 23-25, 1977
 
MCWI77
MCWILLIAMS, T., WIDDOES, L C., AND WOOD, L "Advanced digital processor technology base development for navy applications: The S-1 Processor," Tech rep. UCIO-17705, Lawrence Livermore Laboratory, Sept, 1977.
 
MEAD70
MEADE, R.M. "On memory system design," in Proc. Fall Jotnt Computer Conference, vol. 37, AFIPS Press, Arlington, Va., 1970, pp. 33-43
 
MILA75
MILANDRE, G., AND MIKKOR, R. "VS2- R2 experience at the Univermty of Toronto Computer Centre," in Share 44 Proc. (Los Angeles, Cahf, March, 1975), pp. 1887-1895.
 
MORR79
MORRIS, D., AND IBBETT, R. N. The MU5 Computer System. Springer-Verlag, New York, 1979.
 
NGAI81
NGAI, C. H., AND WASSEL, E R. Shadow directory for attached processor system. IBM Tech. Disclosure Bull 23, 8 (Jan. 1981), 3667-3668.
 
NGAI82
NGAi, C. H., AND WASSEL, E.R. Twolevel DLAT hierarchy. IBM Tech. Dts. closure Bull. 24, 9 (Feb. 1982), 4714- 4715.
 
OHNO77
OHNO, N., AND HAKOZAKI, K. Pseudo random access memory system with CCD-SR and MOS RAM on a chip. 1977
 
OLBE79
OLBERT, A.G. Fast DLAT load for V = R translations. IBM Tech. Disclosure Bull 22, 4 (Sept. 1979), 1434
 
PERK80
Daniel Roger Perkins, The design and management of predictive caches, 1980
PEUT77
Bernard L. Peuto , Leonard J. Shustek, An instruction timing model of CPU performance, Proceedings of the 4th annual symposium on Computer architecture, p.165-178, March 23-25, 1977
 
POHM73
POHM, A. V., AGRAWAL, O P., CHENG, C.-W., AND SHIMP, A. C. An efficient flexible buffered memory system. IEEE Trans. Magnetics MAG-9, 3 (Sept. 1973), 173-179.
 
POHM75
POHM, A. V., AORAWAL, O. P., AND MON- ROE, R.N. "The cost and performance tradeoffs of buffered memories," in Proc IEEE 63, 8 (Aug. 1975), pp. 1129-1135.
 
POHM82
POHM, A. V., AND AGRAWAL, O.P. "A cache technique for bus oriented multiprocessor systems," m Proc. Compcon82 (San Francisco, Calif., Feb. 1982), IEEE, New York, pp. 62-66.
 
POME80a
POMERENE, j. H., AND RECHT$CHAFFEN, R Reducing cache misses in a branch history table machine. IBM Tech Dtsclosure Bull. 23, 2 (July 1980), 853.
 
POME80b
POMERENE, J. H., AND RECHTSCHAFFEN, R N. Base/&splacement lookahead buffer. IBM Tech. Disclosure Bull. 22, 11 (April 1980), 5182.
POWE77
Michael L. Powell, The DEMOS file system, Proceedings of the sixth ACM symposium on Operating systems principles, p.33-42, November 16-18, 1977, West Lafayette, Indiana, United States
RADI82
George Radin, The 801 minicomputer, Proceedings of the first international symposium on Architectural support for programming languages and operating systems, p.39-47, March 01-03, 1982, Palo Alto, California, United States
 
RAMA81
RAMAMOHANARAO, K., AND SACKS- DAVIS, R. Hardware address translation for machines with a large virtual memory. Inf. Process. Lett. 13, 1 (Oct. 1981), 23-29.
 
RAU76
B. R Rau, Sequential prefetch strategies for instructions and data, Stanford University, Stanford, CA, 1977
 
REIL82
REILLY, J., SUTTON, A., NASSER, R, AND GmSCOM, R. Processor controller for the IBM 3081. IBM J. Res Dev. 26, 1 (Jan. 1982), 22-29.
 
RIS77
Rm, F. N., AND WARREN, H S, JR. Read-constant control line to cache. IBM Tech Desclosure Bull. 20, 6 (Nov. 1977), 2509-2510
 
ROSS79
ROSSMAN, G. Private communication. Palyn Associates, San Jose, Calif., 1979.
SALT74
Jerome H. Saltzer, A simple linear model of demand paging performance, Communications of the ACM, v.17 n.4, p.181-186, April 1974  [doi>10.1145/360924.360926]
 
SATY81
SATYANARAYANAN, M., AND BHANDAR- KAR, D. Design trade-offs m VAX-11 translation buffer organization. IEEE Computer (Dec. 1981), 103-111.
SCHR71
Michael D. Schroeder, Performance of the GE-645 associative memory while Multics is in operation, Proceedings of the SIGOPS workshop on System performance evaluation, p.227-245, January 1971  [doi>10.1145/800024.808361]
 
SHED76
SHEOLSR, G. S., AND SLUTZ, D. R. Derivation of miss ratios for merged access streams. IBM J Res. Dev. 20, 5 (Sept. 1976), 505-517.
 
SLUT72
SLUTZ, D. R, AND TRAIGER, I. L. "Evaluation techmques for cache memory hierarchies," IBM Res. Rep. RJ 1045, May, 1972.
 
SMIT78a
SMITH, A. J A comparative study of set associative memory mapping algorithms and their use for cache and main memory. IEEE Trans. Sofiw. Eng SE- 4, 2 (March 1978), 121-130
 
SMIT78b
SMITH, A.J. Sequential program prefetching in memory hierarchies. IEEE Computer 11, 12 (Dec. 1978), 7-21
SMIT78c
Alan Jay Smith, Sequentiality and prefetching in database systems, ACM Transactions on Database Systems (TODS), v.3 n.3, p.223-247, Sept. 1978  [doi>10.1145/320263.320276]
SMIT78d
Alan Jay Smith, Bibliography on paging and related topics, ACM SIGOPS Operating Systems Review, v.12 n.4, p.39-56, October 1978  [doi>10.1145/775406.775409]
SMIT79
Alan Jay Smith, Characterizing the Storage Process and Its Effect on the Update of Main Memory by Write Through, Journal of the ACM (JACM), v.26 n.1, p.6-27, Jan. 1979  [doi>10.1145/322108.322110]
 
SNOW78
SNOW, E. A., AND SIEWIOREK, D. P. "Impact of implementation design tradeoffs on performance The PDP-11, A case study," Dep. of Computer Science Report (Feb. 1978), Carnegie-Mellon University, Pittsburgh, Pa
 
SPAR78
SPARACIO, F J. Data processing system with second level cache. 'IBM Tech Drsclosure Bull 21, 6 (Nov. 1978), 2468- 2469.
 
STEV81
STEVENSON, D. "Vrrtua} memory on the Z8003," m Proc IEEE Compcon (San Francmco, Calff, Feb. 1981), pp 355-357
STRE76
WILLIAM D. STRECKER, Cache memories for PDP-11 family computers, Proceedings of the 3rd annual symposium on Computer architecture, p.155-158, January 19-21, 1976
 
TANG76
TANG, C K. "Cache system design in the tightly coupled multiprocessor system,'' m Proc. AFIPS Natwnal Computer Conference (New York City, New York, June 7-10, 1976), vol. 45, AFIPS Press, Arlington, Va, pp. 749-753.
 
THAK78
THAKKAR, S. S. "InvesUgation of Buffer Store Orgamzation." Master's of science thesis, Victoria University of Manchester, England, October, 1978.
 
TOMA67
TOMASULO, R. M An efficient algorithm for exploiting multiple arithmetic units. IBM J Res. Dev 11, 1 (Jan. 1967), 25-33.
 
WILK71
WILKES, M. V. Slave memories and segmentation IEEE Trans Comput (June 1971), 674-675.
 
WIND73
WINDER, R. O. A data base for computer performance evaluation. IEEE Computer 6, 3 (March 1973), 25-29.
 
YAMO80
YAMOUR, J. Odd/even interleave cache with opt~nal hardware array cost, cycle tune and variable data part width. IBM Tech. Dtsclosure Bull 23, 7B (Dec. 1980), 3461-3463.
 
YEN81
W. C. Yen , K. S. Fu, Analysis of multiprocessor cache organizations with alternative main memory update policies, Proceedings of the 8th annual symposium on Computer Architecture, p.89-105, May 12-14, 1981, Minneapolis, Minnesota, United States
 
YUVA75
YUVAL, A. "165/HSB analysis," Share Inc., Computer Measurement and Eva}- uation, Selected Papers from the Share Project, vol iii, pp. 595-606, 1975.
 
ZOLN81
ZOLNOWSKY, j. "Philosophy of the MC68451 memory management unit," in Proc. IEEE Compcon (San Francasco, Calff, Feb. 1981), IEEE, New York, pp. 358-361. BIBLIOGRAPHY
 
ACKL75
ACKLAND, B. D., AND PUCKNELL, I). A. Studies of cache store behavior in a real time minicomputer environment. Electronws Letters 11, 24 (Nov. 1975), 588-590.
ACKL79
B. D. Ackland, A bit-slice cache controller, Proceedings of the 6th annual symposium on Computer architecture, p.75-82, April 23-25, 1979  [doi>10.1145/800090.802895]
 
AGRA77b
AGRAWAL, O. P., ZINGG, R. J., POHM, A. V. "Applicability of 'cache' memories to dechcated muluprocessor systems," in Proc. IEEE Computer Socwty Confer- ~ ence (San Francisco, Calif., Spring 1977), IEEE, New York, pp 74-76
 
AMDA76
AMDAHL CORP. 470V/6 Machine Reference Manual. 1976.
 
BELL71
BELL, C G., AND CASASENT, D. Implementation of a buffer memory in mmicomputers. Comput Des 10, (Nov. 1971), 83-89.
 
BLOO61
BLOOM, L, COHEN, M., AND PORTER, S. "Considerations in the design of a computer with bagh logic-to-memory speed ratio," in Proc Gigacycle Computmg Systems (Jan. 1962), AIEE Special Publication S-136, pp. 53-63.
 
BORG81
BORCWARDT, P A. "Cache structures based on the execuUon stack for high level languages," Tech Rep. 81-08-04, Dep. of Computer Scmnce, Umv. of Washington, Seattle, Wa., 1981
BRIG81
Fayé A. Briggs , Michel Dubois, Performance of cache-based multiprocessors, Proceedings of the 1981 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.181-190, September 14-16, 1981, Las Vegas, Nevada, United States
 
CANN81
CANNON, J. W., GRIMES, D. W., AND HERMANN, B. D Storage protect operations. IBM Tech D~sclosure Bull. 24, 2 (July 1981), 1184-1186
 
CAPO81
CAPOWSKI, R. S., DrVEER, J A., HEL- LER, A. R., AND MESCm, J. W. Dynamic address translator for I/O channels. IBM Tech. D~sclosure Bull 23, 12 (May 1981), 5503-5508.
 
CASP79
CASPERS, P. G., FAIX, M., GOETZE, V., AND ULLAND, H. Cache resident processor registers IBM Tech D~sclosure Bull 22, 6 (Nov. 1979), 2317-2318.
 
CORD81
CORDERO, H, AND CHAMBERS, J B. Second group of IBM 4341 machines outdoes the first. Electronws (Aprrl 7, 1981), 149-152.
 
ELLE79
ELLER, J. E., IlI "Cache design and the X-tree high speed memory buffers." Master's of science project report, Compurer Scmnce Division, EECS Department, Umv of Calif., Berkeley, Calif., Sept, 1979.
 
FARI80
FARIS, S M, HENKELS, W H, VALSA- MAKIS, E. A., AND ZAPPE, H.H. Basic design of a Josephson technology cache memory. IBM J Res. Dev 24, 2 (March 1980), 143-154.
 
FARM81
FARMER, D. Comparing the 4341 and M80/42. Computerworld, Feb. 9, 1981.
 
FERE79
FERETICH, R. A., AND SACHAR, H. E. Interleaved multiple speed memory controls with high speed buffer IBM Tech. Disc. Bull. 22, 5 (Octo. i979), 1999-2000.
 
GARC78
GARCIA, L. C. Instruction buffer design. IBM Tech. D~sclosure Bull. 20, llb (April 1978), 4832-4833.
 
HEST78
HESTER, R. L., AND MOYER, J.T. Split cycle for a shared data buffer array. IBM Tech. Dtsclosure Bull. 21, 6 (Nov. 1978), 2293-2294.
 
HOFF81
HOFFMAN, R. L., MITCHELL, G. R., AND SOL?IS, F.G. Reference and change bit recording IBM Tech. Disclosure Bull. 23, 12 (May 1981), 5516-5519.
 
HRUS81
HRUSTICH, J., AND SITLER, W. R. Cache reconfiguration. IBM Tech. Drselosure Bull. 23, 9 (Feb. 1981), 4117- 4118
 
IBM70
IBM "IBM field engineering theory of operation, System/360, Model 195 storage control unit buffer storage," ~ncst edition (Aug 1970), IBM, Poughkeepsie, N.Y.
 
IIZU73
hZUKA, H., AND TERU, T. Cache memory sunulation by a new method of address pattern generation. J. IPSJ 14, 9 (1973), 669-676.
 
KNEP79
KNEPrER, R. W. Cache bit selection crrcult. IBM Tech. D~sclosure Bull. 22, 1 (June 1979), 142-143.
 
KNOK69
KNOKE, P. "An analysis of buffered memories," in Proc. 2nd Hawa~ Int Conf. on System Sciences (Jan. 1969), pp. 397-400.
 
KOTO76
KOTOK, A. "Lecture notes for CS252," course notes (Spring 1976), Univ. of Calff, Berkeley, Calif., 1976.
 
LANG75
LANGE, R. E, DIETHELM, M. A., ISH- MAEL, P C. Cache memory store in a processor of a data processmg system United States Patent 3,896,419, July, 1975.
 
LARN80
LARNER, R. A., LASSETTRE, E R., MOORE, B B., AND STRICKLAND, J. P. Channel DAT and page pinning for block unit transfers IBM Tech D~sclosure Bull. 23, 2 (July 1980), 704-705.
 
LEE80
LEE, P. A., GHANI, N., AND HERON, K. A recovery cache for the PDP-11. IEEE Trans. Comput TC-29, 6 (June 1980), 546-549.
 
LORI80
LORIN, H., AND GOLDSTEIN, B. "An inversion of the memory hierarchy," IBM Res. Rep. RC 8171, March, 1980.
 
MADD81
MADDOCK, R. F., MARKS, B. L., MIN- SHULL, J F., AND PINNELL, M. C. Hardware address relocatwn for variable length segments. IBM Tech. Disclosure Bull 23, 11 (April 1981), 5186-5187
 
MATH81
MATHIS, J. R, MAYFIELD, M. g., AND ROWLAND, R. E Reference associaUve cache mappmg. IBM Tech. Disclosure Bull 23, 9 (Feb. 1981), 3969-3971
 
MEAD71
MEADE, R. M Deign approaches for cache memory control. Comput Des. 10, 1 (Jan 1971), 87-93
 
MERR74
MERRm, B 370/168 cache memory performance. Share Computer Measurement and Evaluation Newsletter, no. 26 (July 1974), 98-101.
 
MOOR80
MOORE, B B, RODELL, J. T., SUTTON, A. J., AND VOWr. LL, J.D. Vary storage physical on/off line m a non-storethrough cache system. IBM Tech. Disclosure Bull. 23, 7B (Dec. 1980), 3329
 
NAKA74
NAKAMURA, T., HAGIWARA, H., KITA- GAWE, H., AND KANAZAWE, M. Simulation of a computer system with buffer memory. J IPSJ 15, I (1974), 26-33.
 
NGAI80
NCAI, C. H., AND SITLER, W.R. Twobit DLAT LRU algorithm. IBM Tech Disclosure Bull 22, 10 (March 1980), 4488-4490.
 
RAO75
Rio, G. S. "Performance analysis of cache memories," Digital Systems Laboratory Tech. Rep. 110 (Aug 1975), Stanford Univ., Stanford, Calif
 
RECH80
RECHTSCHAFFEN, R. N. Using a branch history table to prefetch cache lines. IBM Tech Disclosure Bull 22, 12 (May 1980), 5539.
 
SCHU78
SCHUENEMANN, C. Fast address translation in systems using virtual addresses and a cache memory. IBM Tech Disclosure Bull. 21, 2 (Jan. 1978), 663-664.
 
THRE82
THREEWlTT, B A VLSI approach to cache memory. Comput. Des. (Jan. 1982), 169-173.
TRED77
H. L. Tredennick , T. A. Welch, High-speed buffering for variable length operands, Proceedings of the 4th annual symposium on Computer architecture, p.205-210, March 23-25, 1977
 
VOLD81a
VOLDMAN, J., AND HOEVEL, L. W. "The fourier cache connecUon," in Proc. IEEE Compcon (San Francisco, Calif., Feb. 1981), IEEE, New York, pp. 344-354
 
VOLD81b
VOLDMAN, J,.aND HOEVEL, L.W. The software-cache connection. IBM J Res. Dev. 25, 6 (Nov. 1981), 877-893.
 
WILK65
WILKES, M.V. Slave memories and dynamic storage allocation. IEEE Trans. Comput.j TC-14, 2 (April 1965), 270-271.

CITED BY  450
Afrin Naz , Mehran Rezaei , Krishna Kavi , Philip Sweany, Improving data cache performance with integrated use of split caches, victim cache and stream buffers, ACM SIGARCH Computer Architecture News, v.33 n.3, June 2005
Cheol Ho Park , JaeWoong Chung , Byeong Hag Seong , YangWoo Roh , Daeyeon Park, Boosting superpage utilization with the shadow memory and the partial-subblock TLB, Proceedings of the 14th international conference on Supercomputing, p.187-195, May 08-11, 2000, Santa Fe, New Mexico, United States
Chad L. Mitchell , Michael J. Flynn, The effects of processor architecture on instruction memory traffic, ACM Transactions on Computer Systems (TOCS), v.8 n.3, p.230-250, Aug. 1990
Norman P. Jouppi, Cache write policies and performance, ACM SIGARCH Computer Architecture News, v.21 n.2, p.191-201, May 1993
Douglas W. Clark , Joel S. Emer, Performance of the VAX-11/780 translation buffer: simulation and measurement, ACM Transactions on Computer Systems (TOCS), v.3 n.1, p.31-62, Feb. 1985
S. Przybylski , M. Horowitz , J. Hennessy, Characteristics of performance-optimal multi-level cache hierarchies, ACM SIGARCH Computer Architecture News, v.17 n.3, p.114-121, June 1989
Andrea Prati, Exploring multimedia applications locality to improve cache performance, Proceedings of the eighth ACM international conference on Multimedia, p.509-510, October 2000, Marina del Rey, California, United States
A. Witkowski , K. Chandrakumar , G. Macchio, Concurrent I/O system for the hypercube multiprocessor, Proceedings of the third conference on Hypercube concurrent computers and applications, p.1398-1407, January 1989, Pasadena, California, United States
Philip Heidelberger , Harold S. Stone, Parallel trace-driven cache simulation by time partitioning, Proceedings of the 22nd conference on Winter simulation, p.734-737, December 09-12, 1990, New Orleans, Louisiana, United States
Rajiv Gupta , Chi-Hung Chi, Improving instruction cache behavior by reducing cache pollution, Proceedings of the 1990 conference on Supercomputing, p.82-91, October 1990, New York, New York, United States
Toni Juan , Tomás Lang , Juan J. Navarro, The difference-bit cache, ACM SIGARCH Computer Architecture News, v.24 n.2, p.114-120, May 1996
James R. Goodman, Coherency for multiprocessor virtual address caches, ACM SIGARCH Computer Architecture News, v.15 n.5, p.72-81, Oct. 1987
Jih-Kwon Peir , Windsor W. Hsu , Honesty Young , Shauchi Ong, Improving cache performance with balanced tag and data paths, ACM SIGPLAN Notices, v.31 n.9, p.268-278, Sept. 1996
W. H. Wang , J.-L. Baer , H. M. Levy, Organization and performance of a two-level virtual-real cache hierarchy, ACM SIGARCH Computer Architecture News, v.17 n.3, p.140-148, June 1989
G. Delp , A. Sethi , D. Farber, An analysis of Memnet—an experiment in high-speed shared-memory local networking, ACM SIGCOMM Computer Communication Review, v.18 n.4, p.165-174, August 1988
K. S. Grimsrud , J. K. Archibald , B. E. Nelson, Multiple Prefetch Adaptive Disk Caching, IEEE Transactions on Knowledge and Data Engineering, v.5 n.1, p.88-103, February 1993
A. Agarwal , J. Hennessy , M. Horowitz, An analytical cache model, ACM Transactions on Computer Systems (TOCS), v.7 n.2, p.184-215, May 1989
Seetha Lakshmi , Seraphin Calo , Piyush Gupta, Frame caching in menu-driven Videotex systems, Proceedings of 1986 ACM Fall joint computer conference, p.655-664, November 1986, Dallas, Texas, United States
Krishna M. Kavi , A. R. Hurson , Phenil Patadia , Elizabeth Abraham , Ponnarasu Shanmugam, Design of cache memories for multi-threaded dataflow architecture, ACM SIGARCH Computer Architecture News, v.23 n.2, p.253-264, May 1995
Jared Stark , Paul Racunas , Yale N. Patt, Reducing the performance impact of instruction cache misses by writing instructions into the reservation stations out-of-order, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.34-43, December 01-03, 1997, Research Triangle Park, North Carolina, United States
David R. Kaeli , Philip G. Emma, Branch history table prediction of moving target branches due to subroutine returns, ACM SIGARCH Computer Architecture News, v.19 n.3, p.34-42, May 1991
Milo Tomasevic , Veljko Milutinovic, Hardware Approaches to Cache Coherence in Shared-Memory Multiprocessors Part 2, IEEE Micro, v.14 n.6, p.61-66, December 1994
J. E. Smith , W.-C. Hsu, Prefetching in supercomputer instruction caches, Proceedings of the 1992 ACM/IEEE conference on Supercomputing, p.588-597, November 16-20, 1992, Minneapolis, Minnesota, United States
Brian W. O'Krafka , A. Richard Newton, An empirical evaluation of two memory-efficient directory methods, ACM SIGARCH Computer Architecture News, v.18 n.3a, p.138-147, June 1990
D. R. Cheriton , H. A. Goosen , P. D. Boyle, Multi-level shared caching techniques for scalability in VMP-M/C, ACM SIGARCH Computer Architecture News, v.17 n.3, p.16-24, June 1989
Frank Mueller , David B. Whalley, Avoiding conditional branches by code replication, ACM SIGPLAN Notices, v.30 n.6, p.56-66, June 1995
M. Takesue, A unified resource management and execution control mechanism for data flow machines, Proceedings of the 14th annual international symposium on Computer architecture, p.90-97, June 02-05, 1987, Pittsburgh, Pennsylvania, United States
Doug Burger , James R. Goodman , Alain Kägi, Memory bandwidth limitations of future microprocessors, ACM SIGARCH Computer Architecture News, v.24 n.2, p.78-89, May 1996
Yehuda Afek , David S. Greenberg , Michael Merritt , Gadi Taubenfeld, Computing with faulty shared memory, Proceedings of the eleventh annual ACM symposium on Principles of distributed computing, p.47-58, August 10-12, 1992, Vancouver, British Columbia, Canada
Jean-Loup Baer , Tien-Fu Chen, An effective on-chip preloading scheme to reduce data access penalty, Proceedings of the 1991 ACM/IEEE conference on Supercomputing, p.176-186, November 18-22, 1991, Albuquerque, New Mexico, United States
C. Scheurich , M. Dubois, The design of a lockup-free cache for high-performance multiprocessors, Proceedings of the 1988 ACM/IEEE conference on Supercomputing, p.352-359, November 12-17, 1988, Orlando, Florida, United States
Albert Chang , Mark F. Mergen, 801 storage: architecture and programming, ACM Transactions on Computer Systems (TOCS), v.6 n.1, p.28-50, Feb. 1988
Alan Jay Smith , Rafael H. Saavedra, Measuring Cache and TLB Performance and Their Effect on Benchmark Runtimes, IEEE Transactions on Computers, v.44 n.10, p.1223-1235, October 1995
J. Heidemann , G. Popek, Performance of cache coherence in stackable filing, ACM SIGOPS Operating Systems Review, v.29 n.5, p.127-141, Dec. 3, 1995
Bryan Black , Brian Mueller , Stephanie Postal , Ryan Rakvic , Noppanunt Utamaphethai , John Paul Shen, Load execution latency reduction, Proceedings of the 12th international conference on Supercomputing, p.29-36, July 1998, Melbourne, Australia
Frank Mueller , David B. Whalley, Avoiding unconditional jumps by code replication, ACM SIGPLAN Notices, v.27 n.7, p.322-330, July 1992
Thomas Ball , James R. Larus, Optimally profiling and tracing programs, Proceedings of the 19th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.59-70, January 19-22, 1992, Albuquerque, New Mexico, United States
David A. Patterson , Phil Garrison , Mark Hill , Dimitris Lioupis , Chris Nyberg , Tim Sippel , Korbin Van Dyke, Architecture of a VLSI instruction cache for a RISC, ACM SIGARCH Computer Architecture News, v.11 n.3, p.108-116, June 1983
P. Chow , M. Horowitz, Architectural tradeoffs in the design of MIPS-X, Proceedings of the 14th annual international symposium on Computer architecture, p.300-308, June 02-05, 1987, Pittsburgh, Pennsylvania, United States
R. T. Short , H. M. Levy, A simulation study of two-level caches, ACM SIGARCH Computer Architecture News, v.16 n.2, p.81-88, May 1988
Pablo Ibáñez , Víctor Viñals , José L. Briz , María J. Garzarán, Characterization and improvement of load/store cache-based prefetching, Proceedings of the 12th international conference on Supercomputing, p.369-376, July 1998, Melbourne, Australia
Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, United States
James Archibald , Jean Loup Baer, An economical solution to the cache coherence problem, ACM SIGARCH Computer Architecture News, v.12 n.3, p.355-362, June 1984
S. Owicki , A. Agarwal, Evaluating the performance of software cache coherence, ACM SIGARCH Computer Architecture News, v.17 n.2, p.230-242, April 1989
J. R. Goodman , W. C. Hsu, On the use of registers vs. cache to minimize memory traffic, ACM SIGARCH Computer Architecture News, v.14 n.2, p.375-383, June 1986
Yehuda Afek , Geoffrey Brown , Michael Merritt, Lazy caching, ACM Transactions on Programming Languages and Systems (TOPLAS), v.15 n.1, p.182-205, Jan. 1993
Steven Przybylski, The performance impact of block sizes and fetch strategies, ACM SIGARCH Computer Architecture News, v.18 n.3a, p.160-169, June 1990
John T. Robinson , Murthy V. Devarakonda, Data cache management using frequency-based replacement, ACM SIGMETRICS Performance Evaluation Review, v.18 n.1, p.134-142, May 1990
Uming Ko , Poras T. Balsara , Ashwini K. Nanda, Energy optimization of multi-level processor cache architectures, Proceedings of the 1995 international symposium on Low power design, p.45-49, April 23-26, 1995, Dana Point, California, United States
K. Nakazawa , H. Nakamura , H. Imori , S. Kawabe, Pseudo vector processor based on register-windowed superscalar pipeline, Proceedings of the 1992 ACM/IEEE conference on Supercomputing, p.642-651, November 16-20, 1992, Minneapolis, Minnesota, United States
Architectural and compiler support for effective instruction prefetching: a cooperative approach, ACM Transactions on Computer Systems (TOCS), v.19 n.1, p.71-109, Feb. 2001
Richard Uhlig , David Nagle , Trevor Mudge , Stuart Sechrest , Joel Emer, Instruction fetching: coping with code bloat, ACM SIGARCH Computer Architecture News, v.23 n.2, p.345-356, May 1995
Gerald Bozman, The software lookaside buffler reduces search overhead with linked lists, Communications of the ACM, v.27 n.3, p.222-227, March 1984
R. E. Kessler , Mark D. Hill, Page placement algorithms for large real-indexed caches, ACM Transactions on Computer Systems (TOCS), v.10 n.4, p.338-359, Nov. 1992
B. D. Fleisch, Distributed shared memory in a loosely coupled distributed system, ACM SIGCOMM Computer Communication Review, v.17 n.5, p.317-327, Oct./Nov. 1987
Yi Zhang , Steve Haga , Rajeev Barua, Execution history guided instruction prefetching, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA
André Seznec, A case for two-way skewed-associative caches, ACM SIGARCH Computer Architecture News, v.21 n.2, p.169-178, May 1993
Chit-Te Wang , Nelson Passos, Improving cache hit ratio by extended referencing cache lines, Journal of Computing Sciences in Colleges, v.18 n.4, p.118-123, April 2003
Sanjeev Kumar , Christopher Wilkerson, Exploiting spatial locality in data caches using spatial footprints, ACM SIGARCH Computer Architecture News, v.26 n.3, p.357-368, June 1998
Glenn Reinman , Brad Calder , Todd Austin, Fetch directed instruction prefetching, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.16-27, November 16-18, 1999, Haifa, Israel
Stephen C. Johnson, The i486 CPU: Executing Instructions in one Clock Cycle, IEEE Micro, v.10 n.1, p.27-36, January 1990
Chi-Hung Chi , Chin-Ming Cheung, Hardware-driven prefetching for pointer data references, Proceedings of the 12th international conference on Supercomputing, p.377-384, July 1998, Melbourne, Australia
Nigel Topham , Antonio González , José González, The design and performance of a conflict-avoiding cache, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.71-80, December 01-03, 1997, Research Triangle Park, North Carolina, United States
Robert P. Colwell , Edward F. Gehringer , E. Douglas Jensen, Performance effects of architectural complexity in the Intel 432, ACM Transactions on Computer Systems (TOCS), v.6 n.3, p.296-339, Aug. 1988
Wei-Fen Lin , Steven K. Reinhardt , Doug Burger, Designing a Modern Memory Hierarchy with Hardware Prefetching, IEEE Transactions on Computers, v.50 n.11, p.1202-1218, November 2001
M. Farrens , G. Tyson , A. R. Pleszkun, A study of single-chip processor/cache organizations for large numbers of transistors, ACM SIGARCH Computer Architecture News, v.22 n.2, p.338-347, April 1994
Robert J. Smith, II, Fundamentals of parallel logic simulation, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.2-12, July 1986, Las Vegas, Nevada, United States
Marek Chrobak , John Noga, Competitive algorithms for multilevel caching and relaxed list update, Proceedings of the ninth annual ACM-SIAM symposium on Discrete algorithms, p.87-96, January 25-27, 1998, San Francisco, California, United States
Srikanth T. Srinivasan , Roy Dz-ching Ju , Alvin R. Lebeck , Chris Wilkerson, Locality vs. criticality, ACM SIGARCH Computer Architecture News, v.29 n.2, p.132-143, May 2001
Norman P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, ACM SIGARCH Computer Architecture News, v.18 n.3a, p.364-373, June 1990
D. A. Wood , R. H. Katz, Supporting reference and dirty bits in SPUR's virtual address cache, ACM SIGARCH Computer Architecture News, v.17 n.3, p.122-130, June 1989
Nikolas Gloy , Michael D. Smith, Procedure placement using temporal-ordering information, ACM Transactions on Programming Languages and Systems (TOPLAS), v.21 n.5, p.977-1027, Sept. 1999
L. I. Kontothanassis , R. A. Sugumar , G. J. Faanes , J. E. Smith , M. L. Scott, Cache performance in vector supercomputers, Proceedings of the 1994 conference on Supercomputing, p.255-264, December 1994, Washington, D.C., United States
Y.-C. Chen , A. V. Veidenbaum, An effective write policy for software coherence schemes, Proceedings of the 1992 ACM/IEEE conference on Supercomputing, p.661-672, November 16-20, 1992, Minneapolis, Minnesota, United States
Dominique Thiebaut , Harold S. Stone, Footprints in the cache, ACM Transactions on Computer Systems (TOCS), v.5 n.4, p.305-329, Nov. 1987
Teresa L. Johnson , Wen-mei W. Hwu, Run-time adaptive cache hierarchy management via reference analysis, ACM SIGARCH Computer Architecture News, v.25 n.2, p.315-326, May 1997
K. Cheung , G. Sohi , K. Saluja , D. Pradhan, Organization and analysis of a gracefully-degrading interleaved memory system, Proceedings of the 14th annual international symposium on Computer architecture, p.224-231, June 02-05, 1987, Pittsburgh, Pennsylvania, United States
R. L. Lee , P. C. Yew , D. H. Lawrie, Multiprocessor cache design considerations, Proceedings of the 14th annual international symposium on Computer architecture, p.253-262, June 02-05, 1987, Pittsburgh, Pennsylvania, United States
Lishing Liu, Cache designs with partial address matching, Proceedings of the 27th annual international symposium on Microarchitecture, p.128-136, November 30-December 02, 1994, San Jose, California, United States
Trishul M. Chilimbi , James R. Larus, Using generational garbage collection to implement cache-conscious data placement, ACM SIGPLAN Notices, v.34 n.3, p.37-48, March 1999
Mark S. Papamarcos , Janak H. Patel, A low-overhead coherence solution for multiprocessors with private cache memories, 25 years of the international symposia on Computer architecture (selected papers), p.284-290, June 27-July 02, 1998, Barcelona, Spain
Hector Garcia-Molina , Lawrence R. Rogers, Performance through memory, ACM SIGMETRICS Performance Evaluation Review, v.15 n.1, p.122-131, May 1987
M. Dubois , C. Scheurich , F. Briggs, Memory access buffering in multiprocessors, ACM SIGARCH Computer Architecture News, v.14 n.2, p.434-442, June 1986
Jeffrey B. Rothman , Alan Jay Smith, The pool of subsectors cache design, Proceedings of the 13th international conference on Supercomputing, p.31-42, June 20-25, 1999, Rhodes, Greece
D. A. Wood , S. J. Eggers , G. Gibson , M. D. Hill , J. M. Pendleton, An in-cache address translation mechanism, ACM SIGARCH Computer Architecture News, v.14 n.2, p.358-365, June 1986
Mikko H. Lipasti , Christopher B. Wilkerson , John Paul Shen, Value locality and load value prediction, ACM SIGPLAN Notices, v.31 n.9, p.138-147, Sept. 1996
Madhusudhan Talluri , Shing Kong , Mark D. Hill , David A. Patterson, Tradeoffs in supporting two page sizes, ACM SIGARCH Computer Architecture News, v.20 n.2, p.415-424, May 1992
Thomas M. Conte , Sanjeev Banerjia , Sergei Y. Larin , Kishore N. Menezes , Sumedh W. Sathaye, Instruction fetch mechanisms for VLIW architectures with compressed encodings, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.201-211, December 02-04, 1996, Paris, France
T. L. Sterling , D. S. Wills , E. Y. Chan, Tokenless static data flow using associative templates, Proceedings of the 1988 ACM/IEEE conference on Supercomputing, p.70-79, November 12-17, 1988, Orlando, Florida, United States
A. Agarwal , R. Simoni , J. Hennessy , M. Horowitz, An evaluation of directory schemes for cache coherence, ACM SIGARCH Computer Architecture News, v.16 n.2, p.280-298, May 1988
Jaeheon Jeong , Michel Dubois, Optimal replacements in caches with two miss costs, Proceedings of the eleventh annual ACM symposium on Parallel algorithms and architectures, p.155-164, June 27-30, 1999, Saint Malo, France
C.-H. Chi , H. Dietz, Unified management of registers and cache using liveness and cache bypass, ACM SIGPLAN Notices, v.24 n.7, p.344-353, July 1989
T.-F. Chen , J.-L. Baer, A performance study of software and hardware data prefetching schemes, ACM SIGARCH Computer Architecture News, v.22 n.2, p.223-232, April 1994
Nathan T. Slingerland , Alan Jay Smith, Cache performance for multimedia applications, Proceedings of the 15th international conference on Supercomputing, p.204-217, June 2001, Sorrento, Italy
Jih-Kwon Peir , Yongjoon Lee , Windsor W. Hsu, Capturing dynamic memory reference behavior with adaptive cache topology, ACM SIGPLAN Notices, v.33 n.11, p.240-250, Nov. 1998
Kai Li , Paul Hudak, Memory coherence in shared virtual memory systems, ACM Transactions on Computer Systems (TOCS), v.7 n.4, p.321-359, Nov. 1989
Kathryn S. McKinley , Olivier Temam, A quantitative analysis of loop nest locality, ACM SIGPLAN Notices, v.31 n.9, p.94-104, Sept. 1996
Yehuda Afek , David S. Greenberg , Michael Merritt , Gadi Taubenfeld, Computing with faulty shared objects, Journal of the ACM (JACM), v.42 n.6, p.1231-1274, Nov. 1995
M. Annaratone , R. Rühl, Performance measurements on a commercial multiprocessor running parallel code, ACM SIGARCH Computer Architecture News, v.17 n.3, p.307-314, June 1989
Daniel Ortega , Mateo Valero , Eduard Ayguadé, A novel renaming mechanism that boosts software prefetching, Proceedings of the 15th international conference on Supercomputing, p.501-510, June 2001, Sorrento, Italy
R. W. Quong, Expected I-cache miss rates via the gap model, ACM SIGARCH Computer Architecture News, v.22 n.2, p.372-383, April 1994
Jesús Sánchez , Antonio González, A locality sensitive multi-module cache with explicit management, Proceedings of the 13th international conference on Supercomputing, p.51-59, June 20-25, 1999, Rhodes, Greece
Anita Borg , R. E. Kessler , David W. Wall, Generation and analysis of very long address traces, ACM SIGARCH Computer Architecture News, v.18 n.3a, p.270-279, June 1990
Mark D. Hill , Alan Jay Smith, Experimental evaluation of on-chip microprocessor cache memories, ACM SIGARCH Computer Architecture News, v.12 n.3, p.158-166, June 1984
Benjamin Zorn , Dirk Grunwald, Evaluating models of memory allocation, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.4 n.1, p.107-131, Jan. 1994
Jim Pierce , Trevor Mudge, Wrong-path instruction prefetching, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.165-175, December 02-04, 1996, Paris, France
A. Aggarwal , B. Alpern , A. Chandra , M. Snir, A model for hierarchical memory, Proceedings of the nineteenth annual ACM conference on Theory of computing, p.305-314, January 1987, New York, New York, United States
R. L. Sites , A. Agarwal, Multiprocessor cache analysis using ATUM, ACM SIGARCH Computer Architecture News, v.16 n.2, p.186-195, May 1988
An-Chow Lai , Cem Fide , Babak Falsafi, Dead-block prediction & dead-block correlating prefetchers, ACM SIGARCH Computer Architecture News, v.29 n.2, p.144-154, May 2001
J. Bradley Chen , Anita Borg , Norman P. Jouppi, A simulation based study of TLB performance, ACM SIGARCH Computer Architecture News, v.20 n.2, p.114-123, May 1992
Eliezer Levy , Abraham Silberschatz, Distributed file systems: concepts and examples, ACM Computing Surveys (CSUR), v.22 n.4, p.321-374, Dec. 1990
D. R. Cheriton , G. A. Slavenburg , P. D. Boyle, Software-controlled caches in the VMP multiprocessor, ACM SIGARCH Computer Architecture News, v.14 n.2, p.366-374, June 1986
James R. Goodman , Men-chow Chiang, The use of static column ram as a memory hierarchy, ACM SIGARCH Computer Architecture News, v.12 n.3, p.167-173, June 1984
James E. Bennett , Michael J. Flynn, Prediction caches for superscalar processors, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.81-90, December 01-03, 1997, Research Triangle Park, North Carolina, United States
G. S. Sohi, Cache Memory Organization to Enhance the Yield of High Performance VLSI Processors, IEEE Transactions on Computers, v.38 n.4, p.484-492, April 1989
Kathryn S. McKinley , Olivier Temam, Quantifying loop nest locality using SPEC'95 and the perfect benchmarks, ACM Transactions on Computer Systems (TOCS), v.17 n.4, p.288-336, Nov. 1999
D. R. Cheriton , A. Gupta , P. D. Boyle , H. A. Goosen, The VMP multiprocessor: initial experience, refinements, and performance evaluation, ACM SIGARCH Computer Architecture News, v.16 n.2, p.410-421, May 1988
V. E. Taylor, Sparse matrix computations: implications for cache designs, Proceedings of the 1992 ACM/IEEE conference on Supercomputing, p.598-607, November 16-20, 1992, Minneapolis, Minnesota, United States
John W. C. Fu , Janak H. Patel , Bob L. Janssens, Stride directed prefetching in scalar processors, ACM SIGMICRO Newsletter, v.23 n.1-2, p.102-110, Dec. 1992
David B. Whalley, Fast instruction cache performance evaluation using compile-time analysis, ACM SIGMETRICS Performance Evaluation Review, v.20 n.1, p.13-22, June 1992
Wei-Chung Hsu , James E. Smith, A Performance Study of Instruction Cache Prefetching Methods, IEEE Transactions on Computers, v.47 n.5, p.497-508, May 1998
James G. Thompson , Alan Jay Smith, Efficient (stack) algorithms for analysis of write-back and sector memories, ACM Transactions on Computer Systems (TOCS), v.7 n.1, p.78-117, Feb. 1989
Kanad Ghose , Milind B. Kamble, Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation, Proceedings of the 1999 international symposium on Low power electronics and design, p.70-75, August 16-17, 1999, San Diego, California, United States
Srilatha Manne , Dirk Grunwald , Fabio Somenzi, Remembrance of things past: locality and memory in BDDs, Proceedings of the 34th annual conference on Design automation, p.196-201, June 09-13, 1997, Anaheim, California, United States
Norman P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache prefetch buffers, 25 years of the international symposia on Computer architecture (selected papers), p.388-397, June 27-July 02, 1998, Barcelona, Spain
Brian N. Bershad , Dennis Lee , Theodore H. Romer , J. Bradley Chen, Avoiding conflict misses dynamically in large direct-mapped caches, ACM SIGPLAN Notices, v.29 n.11, p.158-170, Nov. 1994
Cosimo Antonio Prete, A process cache memory for tightly coupled multiprocessor systems, Proceedings of the 30th annual Southeast regional conference, April 08-10, 1992, Raleigh, North Carolina
N. P. Jouppi , J. Bertoni , D. W. Wall, A unified vector/scalar floating-point architecture, ACM SIGARCH Computer Architecture News, v.17 n.2, p.134-143, April 1989
Robin W. Edenfield , Michael G. Gallup , William B. Ledbetter, Jr. , Ralph C. McGarity , Eric E. Quintana , Russel A. Reininger, The 68040 Processor. I. Design and Implementation, IEEE Micro, v.10 n.1, p.66-78, January 1990
A. Goto , A. Matsumoto , E. Tick, Design and performance of a coherent cache for parallel logic programming architectures, ACM SIGARCH Computer Architecture News, v.17 n.3, p.25-33, June 1989
Antonio González , Mateo Valero , Nigel Topham , Joan M. Parcerisa, Eliminating cache conflict misses through XOR-based placement functions, Proceedings of the 11th international conference on Supercomputing, p.76-83, July 07-11, 1997, Vienna, Austria
O. Temam , C. Fricker , W. Jalby, Cache interference phenomena, ACM SIGMETRICS Performance Evaluation Review, v.22 n.1, p.261-271, May 1994
C.-H. Chen , A. K. Somani, A unified architectural tradeoff methodology, ACM SIGARCH Computer Architecture News, v.22 n.2, p.348-357, April 1994
Anant Agarwal , John Hennessy , Mark Horowitz, Cache performance of operating system and multiprogramming workloads, ACM Transactions on Computer Systems (TOCS), v.6 n.4, p.393-431, Nov. 1988
M. K. Vernon , E. D. Lazowska , J. Zahorjan, An accurate and efficient performance analysis technique for multiprocessor snooping cache-consistency protocols, ACM SIGARCH Computer Architecture News, v.16 n.2, p.308-315, May 1988
Mark D. Hill, Cache considerations for multiprocessor programmers, Communications of the ACM, v.33 n.8, p.97-102, Aug. 1990
Alvin R. Lebeck, Cache conscious programming in undergraduate computer science, ACM SIGCSE Bulletin, v.31 n.1, p.247-251, March 1999
Dennis Lee , Jean-Loup Baer , Brad Calder , Dirk Grunwald, Instruction cache fetch policies for speculative execution, ACM SIGARCH Computer Architecture News, v.23 n.2, p.357-367, May 1995
B. A. Nayfeh , K. Olukotun, Exploring the design space for a shared-cache multiprocessor, ACM SIGARCH Computer Architecture News, v.22 n.2, p.166-175, April 1994
E. Tick, Data buffer performance for sequential Prolog architectures, ACM SIGARCH Computer Architecture News, v.16 n.2, p.434-442, May 1988
Chia-Lin Yang , Alvin R. Lebeck, Push vs. pull: data movement for linked data structures, Proceedings of the 14th international conference on Supercomputing, p.176-186, May 08-11, 2000, Santa Fe, New Mexico, United States
William L. Lynch , Gary Lauterbach , Joseph I. Chamdani, Low load latency through sum-addressed memory (SAM), ACM SIGARCH Computer Architecture News, v.26 n.3, p.369-379, June 1998
Chun Xia , Josep Torrellas, Instruction prefetching of systems codes with layout optimized for reduced cache misses, ACM SIGARCH Computer Architecture News, v.24 n.2, p.271-282, May 1996
S. J. Eggers , David R. Keppel , Eric J. Koldinger , Henry M. Levy, Techniques for efficient inline tracing on a shared-memory multiprocessor, ACM SIGMETRICS Performance Evaluation Review, v.18 n.1, p.37-47, May 1990
Tsang-Ling Sheu , Yuan-Bao Shieh , Woei Lin, The selection of optimal cache lines for microprocessor-based controllers, Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture, p.183-192, November 27-29, 1990, Orlando, Florida, United States
Kai Li , Paul Hudak, Memory coherence in shared virtual memory systems, Proceedings of the fifth annual ACM symposium on Principles of distributed computing, p.229-239, August 11-13, 1986, Calgary, Alberta, Canada
Helen Davis , John Hennessy, Characterizing the synchronization behavior of parallel programs, ACM SIGPLAN Notices, v.23 n.9, p.198-211, Sept. 1988
Feipei Lai , Chyuan-Yow Wu , Tai-Ming Parng, A memory management unit and cache controller for the MARS system, Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture, p.200-208, November 27-29, 1990, Orlando, Florida, United States
Philip J. Koopman, Jr. , Peter Lee , Daniel P. Siewiorek, Cache behavior of combinator graph reduction, ACM Transactions on Programming Languages and Systems (TOPLAS), v.14 n.2, p.265-297, April 1992
Daniel Ortega , Eduard Ayguadé , Mateo Valero, Dynamic memory instruction bypassing, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA
Richard Uhlig , David Nagle , Trevor Mudge , Stuart Sechrest, Trap-driven memory simulation with Tapeworm II, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.7 n.1, p.7-41, Jan. 1997
James Dundas , Trevor Mudge, Improving data cache performance by pre-executing instructions under a cache miss, Proceedings of the 11th international conference on Supercomputing, p.68-75, July 07-11, 1997, Vienna, Austria
Rafael Alonso , Daniel Barbara , Hector Garcia-Molina, Data caching issues in an information retrieval system, ACM Transactions on Database Systems (TODS), v.15 n.3, p.359-384, Sept. 1990
Gideon Intrater , Ilan Spillinger, Performance evaluation of a decoded instruction cache for variable instruction-length computers, ACM SIGARCH Computer Architecture News, v.20 n.2, p.106-113, May 1992
S. Palacharla , R. E. Kessler, Evaluating stream buffers as a secondary cache replacement, ACM SIGARCH Computer Architecture News, v.22 n.2, p.24-33, April 1994
Rabin A. Sugumar , Santosh G. Abraham, Set-associative cache simulation using generalized binomial trees, ACM Transactions on Computer Systems (TOCS), v.13 n.1, p.32-56, Feb. 1995
C. Scheurich , M. Dubois, Correct memory operation of cache-based multiprocessors, Proceedings of the 14th annual international symposium on Computer architecture, p.234-243, June 02-05, 1987, Pittsburgh, Pennsylvania, United States
Mary K. Vernon , Mark A. Holliday, Performance analysis of multiprocessor cache consistency protocols using generalized timed Petri nets, ACM SIGMETRICS Performance Evaluation Review, v.14 n.1, p.9-17, May 1986
P. Steenkiste, The impact of code density on instruction cache performance, ACM SIGARCH Computer Architecture News, v.17 n.3, p.252-259, June 1989
Vatsa Santhanam , Edward H. Gornish , Wei-Chung Hsu, Data prefetching on the HP PA-8000, ACM SIGARCH Computer Architecture News, v.25 n.2, p.264-273, May 1997
Hiroshi Nakamura , Taisuke Boku , Hideo Wada , Hiromitsu Imori , Ikuo Nakata , Yasuhiro Inagami , Kisaburo Nakazawa , Yoshiyuki Yamashita, A scalar architecture for pseudo vector processing based on slide-windowed registers, Proceedings of the 7th international conference on Supercomputing, p.298-307, July 19-23, 1993, Tokyo, Japan
Madhusudhan Talluri , Mark D. Hill, Surpassing the TLB performance of superpages with less operating system support, ACM SIGPLAN Notices, v.29 n.11, p.171-182, Nov. 1994
Kai Li , Karin Petersen, Evaluation of memory system extensions, ACM SIGARCH Computer Architecture News, v.19 n.3, p.84-93, May 1991
Eric J. Koldinger , Susan J. Eggers , Henry M. Levy, On the validity of trace-driven simulation for multiprocessors, ACM SIGARCH Computer Architecture News, v.19 n.3, p.244-253, May 1991
A. Mendelson , D. Thiebaut , D. K. Pradhan, Modeling Live and Dead Lines in Cache Memory Systems, IEEE Transactions on Computers, v.42 n.1, p.1-14, January 1993
Trishul M. Chilimbi , Mark D. Hill , James R. Larus, Cache-conscious structure layout, ACM SIGPLAN Notices, v.34 n.5, p.1-12, May 1999
Fredrik Dahlgren , Per Stenström, On reconfigurable on-chip data caches, Proceedings of the 24th annual international symposium on Microarchitecture, p.189-198, September 1991, Albuquerque, New Mexico, Puerto Rico
Andrew Wolfe , Alex Chanin, Executing compressed programs on an embedded RISC architecture, ACM SIGMICRO Newsletter, v.23 n.1-2, p.81-91, Dec. 1992
Lizyamma Kurian , Paul T. Hulina , Lee D. Coraor, Memory latency effects in decoupled architectures with a single data memory module, ACM SIGARCH Computer Architecture News, v.20 n.2, p.236-245, May 1992
R. Saavedra-Barrera , D. Culler , T. von Eicken, Analysis of multithreaded architectures for parallel computing, Proceedings of the second annual ACM symposium on Parallel algorithms and architectures, p.169-178, July 02-06, 1990, Island of Crete, Greece
Jun Rao , Kenneth A. Ross, Making B+- trees cache conscious in main memory, ACM SIGMOD Record, v.29 n.2, p.475-486, June 2000
Mikko H. Lipasti , William J. Schmidt , Steven R. Kunkel , Robert R. Roediger, SPAID: software prefetching in pointer- and call-intensive environments, Proceedings of the 28th annual international symposium on Microarchitecture, p.231-236, November 29-December 01, 1995, Ann Arbor, Michigan, United States
George Taylor , Peter Davies , Michael Farmwald, The TLB slice—a low-cost high-speed address translation mechanism, ACM SIGARCH Computer Architecture News, v.18 n.3a, p.355-363, June 1990
Anne Rogers , Kai Li, Software support for speculative loads, ACM SIGPLAN Notices, v.27 n.9, p.38-50, Sept. 1992
R. M. Fujimoto , J.-J. Tsai , G. Gopalakrishnan, Design and performance of special purpose hardware for time warp, ACM SIGARCH Computer Architecture News, v.16 n.2, p.401-409, May 1988
Jeffrey C. Mogul , Anita Borg, The effect of context switches on cache performance, ACM SIGPLAN Notices, v.26 n.4, p.75-84, Apr. 1991
P. Bitar , A. M. Despain, Multiprocessor cache synchronization: issues, innovations, evolution, ACM SIGARCH Computer Architecture News, v.14 n.2, p.424-433, June 1986
Lizyamma Kurian , Paul T. Hulina , Lee D. Coraor , Dhamir N. Mannai, Classification and performance evaluation of instruction buffering techniques, ACM SIGARCH Computer Architecture News, v.19 n.3, p.150-159, May 1991
Alexander C. Klaiber , Henry M. Levy, An architecture for software-controlled data prefetching, ACM SIGARCH Computer Architecture News, v.19 n.3, p.43-53, May 1991
R. E. Kessler , R. Jooss , A. Lebeck , M. D. Hill, Inexpensive implementations of set-associativity, ACM SIGARCH Computer Architecture News, v.17 n.3, p.131-139, June 1989
Qing Yang , Liping Wu Yang, A novel cache design for vector processing, ACM SIGARCH Computer Architecture News, v.20 n.2, p.362-371, May 1992
James Archibald , Jean-Loup Baer, Cache coherence protocols: evaluation using a multiprocessor simulation model, ACM Transactions on Computer Systems (TOCS), v.4 n.4, p.273-298, Nov. 1986
Vijay K. Madisetti , David A. Hardaker, Synchronization mechanisms for distributed event-driven computation, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.2 n.1, p.12-50, Jan. 1992
Jonathan E. Cook , Alexander L. Wolf , Benjamin G. Zorn, Partition selection policies in object database garbage collection, ACM SIGMOD Record, v.23 n.2, p.371-382, June 1994
Giovanni Erbacci , Giuseppe Paruolo , Giancarlo Tagliavini, Influence of the stride on the cache utilization in the IBM 3090 VF, Proceedings of the 3rd international conference on Supercomputing, p.443-451, June 05-09, 1989, Crete, Greece
W. Y. Chen , P. P. Chang , T. M. Conte , W. W. Hwu, The Effect of Code Expanding Optimizations on Instruction Cache Design, IEEE Transactions on Computers, v.42 n.9, p.1045-1057, September 1993
Zhigang Hu , Stefanos Kaxiras , Margaret Martonosi, Timekeeping in the memory system: predicting and optimizing memory behavior, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002
W. Hollingsworth , H. Sachs , A. J. Smith, The Clipper processor: instruction set architecture and implementation, Communications of the ACM, v.32 n.2, p.200-219, Feb. 1989
P. Sweazey , A. J. Smith, A class of compatible cache consistency protocols and their support by the IEEE futurebus, ACM SIGARCH Computer Architecture News, v.14 n.2, p.414-423, June 1986
J.-Fr. Hake , W. Homberg, The impact of memory organization on the performance of matrix multiplication, Proceedings of the 1990 conference on Supercomputing, p.34-40, October 1990, New York, New York, United States
W. W. Hwu , P. P. Chang, Achieving high instruction cache performance with an optimizing compiler, ACM SIGARCH Computer Architecture News, v.17 n.3, p.242-251, June 1989
P. Simpson , R. Alonso, Data cashing in IR systems, Proceedings of the 10th annual international ACM SIGIR conference on Research and development in information retrieval, p.296-305, June 03-05, 1987, New Orleans, Louisiana, United States
G. D. McNiven , E. S. Davidson, Analysis of memory referencing behavior for design of local memories, ACM SIGARCH Computer Architecture News, v.16 n.2, p.56-63, May 1988
Chi-Keung Luk , Todd C. Mowry, Cooperative prefetching: compiler and hardware support for effective instruction prefetching in modern processors, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.182-194, November 1998, Dallas, Texas, United States
S. McFarling, Program optimization for instruction caches, ACM SIGARCH Computer Architecture News, v.17 n.2, p.183-191, April 1989
Peter L. Bird , Richard A. Uhlig, Using Lookahead to reduce memory bank contention for decoupled operand references, Proceedings of the 1991 ACM/IEEE conference on Supercomputing, p.187-196, November 18-22, 1991, Albuquerque, New Mexico, United States
Stephanie Coleman , Kathryn S. McKinley, Tile size selection using cache organization and data layout, ACM SIGPLAN Notices, v.30 n.6, p.279-290, June 1995
Richard Uhlig , David Nagle , Trevor Mudge , Stuart Sechrest, Trap-driven simulation with Tapeworm II, ACM SIGPLAN Notices, v.29 n.11, p.132-144, Nov. 1994
Andrew Wolfe , Rodney Boleyn, Two-ported cache alternatives for superscalar processors, Proceedings of the 26th annual international symposium on Microarchitecture, p.41-48, December 01-03, 1993, Austin, Texas, United States
Asit Dan , Don Towsley, An approximate analysis of the LRU and FIFO buffer replacement schemes, ACM SIGMETRICS Performance Evaluation Review, v.18 n.1, p.143-152, May 1990
Gurindar S. Sohi , Manoj Franklin, High-bandwidth data memory systems for superscalar processors, ACM SIGARCH Computer Architecture News, v.19 n.2, p.53-62, Apr. 1991
John F. Cigas, Efficient and realistic simulation of disk cache performance, Proceedings of the 21st annual symposium on Simulation, p.131-141, January 1988, Tampa, Florida, United States
Harry Dwyer , John Fernando, Establishing a tight bound on task interference in embedded system instruction caches, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA
Richard A. Uhlig , Trevor N. Mudge, Trace-driven memory simulation: a survey, ACM Computing Surveys (CSUR), v.29 n.2, p.128-170, June 1997
John W. C. Fu , Janak H. Patel, Data prefetching in multiprocessor vector cache memories, ACM SIGARCH Computer Architecture News, v.19 n.3, p.54-63, May 1991
Anant Agarwal , Stephen D. Pudar, Column-associative caches: a technique for reducing the miss rate of direct-mapped caches, ACM SIGARCH Computer Architecture News, v.21 n.2, p.179-190, May 1993
Thomas Ball , James R. Larus, Optimally profiling and tracing programs, ACM Transactions on Programming Languages and Systems (TOPLAS), v.16 n.4, p.1319-1360, July 1994
T. M. Nguyen , V. P. Srini , A. M. Despain, A two-tier memory architecture for high-performance multiprocessor systems, Proceedings of the 2nd international conference on Supercomputing, p.326-336, June 1988, St. Malo, France
O. Temam , Y. Jegou, Using virtual lines to enhance locality exploitation, Proceedings of the 8th international conference on Supercomputing, p.344-352, July 11-15, 1994, Manchester, England
Anant Agarwal , Richard Simoni , John Hennessy , Mark Horowitz, An evaluation of directory schemes for cache coherence, 25 years of the international symposia on Computer architecture (selected papers), p.353-362, June 27-July 02, 1998, Barcelona, Spain
David J. Lilja, Cache coherence in large-scale shared-memory multiprocessors: issues and comparisons, ACM Computing Surveys (CSUR), v.25 n.3, p.303-338, Sept. 1993
Harold S. Stone , Dominique Thibaut, Footprints in the cache, ACM SIGMETRICS Performance Evaluation Review, v.14 n.1, p.4-8, May 1986
Alan J. Smith, Disk cache—miss ratio analysis and design considerations, ACM Transactions on Computer Systems (TOCS), v.3 n.3, p.161-203, Aug. 1985
Eric J. Koldinger , Jeffrey S. Chase , Susan J. Eggers, Architecture support for single address space operating systems, ACM SIGPLAN Notices, v.27 n.9, p.175-186, Sept. 1992
Nathalie Drach, Hardware implementation issues of data prefetching, Proceedings of the 9th international conference on Supercomputing, p.245-254, July 03-07, 1995, Barcelona, Spain
Jeffrey D. Gee , Alan Jay Smith, The effectiveness of caches for vector processors, Proceedings of the 8th international conference on Supercomputing, p.333-343, July 11-15, 1994, Manchester, England
Hideto Hidaka , Yoshio Matsuda , Mikio Asakura , Kazuyasu Fujishima, The Cache DRAM Architecture: A DRAM with an On-Chip Cache Memory, IEEE Micro, v.10 n.2, p.14-25, March 1990
Glenn Reinman , Brad Calder , Todd Austin, Optimizations Enabled by a Decoupled Front-End Architecture, IEEE Transactions on Computers, v.50 n.4, p.338-355, April 2001
Robert Yung, Design decisions influencing the UltraSPARC's instruction fetch architecture, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.178-190, December 02-04, 1996, Paris, France
Julio Sahuquillo , Ana Pont, Splitting the Data Cache: A Survey, IEEE Concurrency, v.8 n.3, p.30-35, July 2000
Niki C. Thornock , J. Kelly Flanagan, Facilitating level three cache studies using set sampling, Proceedings of the 32nd conference on Winter simulation, December 10-13, 2000, Orlando, Florida
Fredrik Dahlgren , Michel Dubois , Per Stenström, Sequential Hardware Prefetching in Shared-Memory Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.6 n.7, p.733-746, July 1995
Takeshi Kitahara , Taizo Satoh, The Gmicro/300 32-Bit Microprocessor, IEEE Micro, v.10 n.3, p.68-75, May 1990
J. van den Berg , D. Toswley, Properties of the Miss Ratio for a 2-Level Storage Model with LRU or FIFO Replacement Strategy and Independent References, IEEE Transactions on Computers, v.42 n.4, p.508-512, April 1993
James R. Goodman, Using cache memory to reduce processor-memory traffic, ACM SIGARCH Computer Architecture News, v.11 n.3, p.124-131, June 1983
Radi Romansky , Yordan Lazarov, Selective stack prefetch method, Proceedings of the 4th international conference conference on Computer systems and technologies: e-Learning, p.37-41, June 19-20, 2003, Rousse, Bulgaria
Huang Zhenchun , Li Sanli, IPULOC - exploring dynamic program locality with the instruction processing unit for filling memory gap, Journal of Computer Science and Technology, v.17 n.2, p.172-180, March 2002
S. A. Green , D. J. Paddon, Exploiting Coherence for Multiprocessor Ray Tracing, IEEE Computer Graphics and Applications, v.9 n.6, p.12-26, November 1989
Nathalie Drach , Jean-Luc Béchennec , Olivier Temam, Increasing hardware data prefetching performance using the second-level cache, Journal of Systems Architecture: the EUROMICRO Journal, v.48 n.4-5, p.137-149, December 2002
Jinwoo Suh , Eun-Gyu Kim , Stephen P. Crago , Lakshmi Srinivasan , Matthew C. French, A performance analysis of PIM, stream processing, and tiled processing on memory-intensive signal processing kernels, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003
L. Kurian , P. T. Hulina , L. D. Coraor, Memory Latency Effects in Decoupled Architectures, IEEE Transactions on Computers, v.43 n.10, p.1129-1139, October 1994
Michel Cekleov , Michel Dubois, Virtual-Address Caches Part 1: Problems and Solutions in Uniprocessors, IEEE Micro, v.17 n.5, p.64-71, September 1997
Hans Vandierendonck , Koen De Bosschere, Highly accurate and efficient evaluation of randomising set index functions, Journal of Systems Architecture: the EUROMICRO Journal, v.48 n.13-15, p.429-452, May 2003
G. D. Intrater , I. Y. Spillinger, Performance Evaluation of a Decoded Instruction Cache for Variable Instruction Length Computers, IEEE Transactions on Computers, v.43 n.10, p.1140-1150, October 1994
Jonathan E. Cook , Alexander L. Wolf , Benjamin G. Zorn, A Highly Effective Partition Selection Policy for Object Database Garbage Collection, IEEE Transactions on Knowledge and Data Engineering, v.10 n.1, p.153-172, January 1998
Chung-Ho Chen , Feng-Fu Lin, An Easy-to-Use Approach for Practical Bus-Based System Design, IEEE Transactions on Computers, v.48 n.8, p.780-793, August 1999
Mark D. Hill, A Case for Direct-Mapped Caches, Computer, v.21 n.12, p.25-40, December 1988
John Tse , Alan Jay Smith, CPU Cache Prefetching: Timing Evaluation of Hardware Implementations, IEEE Transactions on Computers, v.47 n.5, p.509-526, May 1998
James E. Smith , James R. Goodman, A study of instruction cache organizations and replacement policies, ACM SIGARCH Computer Architecture News, v.11 n.3, p.132-137, June 1983
C. E. Wu , Y. Hsu , Y. -H. Liu, A Quantitative Evaluation of Cache Types for High-Performance Computer Systems, IEEE Transactions on Computers, v.42 n.10, p.1154-1162, October 1993
IEEE Parallel & Distributed Technology: Systems & Technology staff, Optimizing a Superscalar Machine to Run Vector Code, IEEE Parallel & Distributed Technology: Systems & Technology, v.1 n.2, p.73-83, May 1993
Dominique Thiébaut, On the Fractal Dimension of Computer Programs and its Application to the Prediction of the Cache Miss Ratio, IEEE Transactions on Computers, v.38 n.7, p.1012-1026, July 1989
A. D. Malony , D. A. Reed , H. A. G. Wijshoff, Performance Measurement Intrusion and Perturbation Analysis, IEEE Transactions on Parallel and Distributed Systems, v.3 n.4, p.433-450, July 1992
Martin Kampe , Per Stenstrom , Michel Dubois, Self-correcting LRU replacement policies, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy
Michel Dubois , Christoph Scheurich, Memory Access Dependencies in Shared-Memory Multiprocessors, IEEE Transactions on Software Engineering, v.16 n.6, p.660-673, June 1990
Yong Woo Lee, A virtual server queueing network method for component based performance modelling of metacomputing, Future Generation Computer Systems, v.20 n.1, p.145-155, January 2004
Sunil Mirapuri , Michael Woodacre , Nader Vasseghi, The Mips R4000 Processor, IEEE Micro, v.12 n.2, p.10-22, March 1992
Scott McFarling, Cache replacement with dynamic exclusion, ACM SIGARCH Computer Architecture News, v.20 n.2, p.191-200, May 1992
M. Freeman, An architectural perspective on a memory access controller, Proceedings of the 14th annual international symposium on Computer architecture, p.214-223, June 02-05, 1987, Pittsburgh, Pennsylvania, United States
Steven P. Vanderwiel , David J. Lilja, Data prefetch mechanisms, ACM Computing Surveys (CSUR), v.32 n.2, p.174-199, June 2000
K. So , V. Zecca, Cache performance of vector processors, ACM SIGARCH Computer Architecture News, v.16 n.2, p.261-268, May 1988
L. I. Kontothanassis , R. A. Sugumar , G. J. Faanes , J. E. Smith , M. L. Scott, Cache performance in vector supercomputers, Proceedings of the 1994 ACM/IEEE conference on Supercomputing, November 14-18, 1994, Washington, D.C.
D. J. Lilja, The Impact of Parallel Loop Scheduling Strategies on Prefetching in a Shared Memory Multiprocessor, IEEE Transactions on Parallel and Distributed Systems, v.5 n.6, p.573-584, June 1994
A. Agarwal, Performance Tradeoffs in Multithreaded Processors, IEEE Transactions on Parallel and Distributed Systems, v.3 n.5, p.525-539, September 1992
David Callahan , Allan Porterfield, Data cache performance of supercomputer applications, Proceedings of the 1990 conference on Supercomputing, p.564-572, October 1990, New York, New York, United States
Trevor Mudge, Strategic directions in computer architecture, ACM Computing Surveys (CSUR), v.28 n.4, p.671-678, Dec. 1996
Douglas W. Clark, Cache Performance in the VAX-11/780, ACM Transactions on Computer Systems (TOCS), v.1 n.1, p.24-37, Feb. 1983
C. B. Stunkel , W. K. Fuchs, An Analysis of Cache Performance for a Hypercube Multicomputer, IEEE Transactions on Parallel and Distributed Systems, v.3 n.4, p.421-432, July 1992
D. F. Kotz , C. S. Ellis, Prefetching in File Systems for MIMD Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.1 n.2, p.218-230, April 1990
Cosimo A. Prete, RST Cache Memory Design for a Highly Coupled Multiprocessor System, IEEE Micro, v.11 n.2, p.16-19, 40-52, March 1991
Teresa L. Johnson , Matthew C. Merten , Wen-Mei W. Hwu, Run-time spatial locality detection and optimization, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.57-64, December 01-03, 1997, Research Triangle Park, North Carolina, United States
Jamison D. Collins , Dean M. Tullsen, Hardware identification of cache conflict misses, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.126-135, November 16-18, 1999, Haifa, Israel
Jamison D. Collins , Dean M. Tullsen, Runtime identification of cache conflict misses: The adaptive miss buffer, ACM Transactions on Computer Systems (TOCS), v.19 n.4, p.413-439, November 2001
James R. Goodman, Using cache memory to reduce processor-memory traffic, 25 years of the international symposia on Computer architecture (selected papers), p.255-262, June 27-July 02, 1998, Barcelona, Spain
Cosimo Antonio Prete , Marco Graziano , Francesco Lazzarini, The ChARM Tool for Tuning Embedded Systems, IEEE Micro, v.17 n.4, p.67-76, July 1997
Brian D. Davison, A Web Caching Primer, IEEE Internet Computing, v.5 n.4, p.38-45, July 2001
A. Agarwal , R. L. Sites , M. Horowitz, ATUM: a new technique for capturing address traces using microcode, ACM SIGARCH Computer Architecture News, v.14 n.2, p.119-127, June 1986
William L. Lynch , Brian K. Bray , M. J. Flynn, The effect of page allocation on caches, ACM SIGMICRO Newsletter, v.23 n.1-2, p.222-225, Dec. 1992
Zhenlin Wang , Doug Burger , Kathryn S. McKinley , Steven K. Reinhardt , Charles C. Weems, Guided region prefetching: a cooperative hardware/software approach, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003
Viji Srinivasan , Edward S. Davidson , Gary S. Tyson, A Prefetch Taxonomy, IEEE Transactions on Computers, v.53 n.2, p.126-140, February 2004
K. A. Hua , L. A. Liu , J. Peir, Designing High-Performance Processors Using Real Address Prediction, IEEE Transactions on Computers, v.42 n.9, p.1146-1151, September 1993
Chandon Chitale , John Sieg, Jr., Caching transitive closures, Proceedings of the 19th annual conference on Computer Science, p.154-160, April 1991, San Antonio, Texas, United States
Jeffrey D. Gee , Mark D. Hill , Dionisios N. Pnevmatikatos , Alan Jay Smith, Cache Performance of the SPEC92 Benchmark Suite, IEEE Micro, v.13 n.4, p.17-27, July 1993
Mitch Alsup, Motorola's 88000 Family Architecture, IEEE Micro, v.10 n.3, p.48-66, May 1990
Mark S. Papamarcos , Janak H. Patel, A low-overhead coherence solution for multiprocessors with private cache memories, ACM SIGARCH Computer Architecture News, v.12 n.3, p.348-354, June 1984
Thomas M. Conte , Mary Ann Hirsch , Wen-mei W. Hwu, Combining Trace Sampling with Single Pass Methods for Efficient Cache Simulation, IEEE Transactions on Computers, v.47 n.6, p.714-720, June 1998
Ilkka J. Haikala, Cache hit ratios with geometric task switch intervals, ACM SIGARCH Computer Architecture News, v.12 n.3, p.364-371, June 1984
Philip A. Bernstein, Sequoia: A Fault-Tolerant Tightly Coupled Multiprocessor for Transaction Processing, Computer, v.21 n.2, p.37-45, February 1988
Alvin R. Lebeck , Gurindar S. Sohi, Request Combining in Multiprocessors with Arbitrary Interconnection Networks, IEEE Transactions on Parallel and Distributed Systems, v.5 n.11, p.1140-1155, November 1994
Yi Zhang , Steve Haga , Rajeev Barua, Execution History Guided Instruction Prefetching, The Journal of Supercomputing, v.27 n.2, p.129-147, February 2004
Patricia J. Teller, Translation-Lookaside Buffer Consistency, Computer, v.23 n.6, p.26-36, June 1990
A. F. Pour , M. D. Hill, Performance Implications of Tolerating Cache Faults, IEEE Transactions on Computers, v.42 n.3, p.257-267, March 1993
Robert F. Krick , Apostolos Dollas, The Evolution of Instruction Sequencing, Computer, v.24 n.4, p.5-15, April 1991
S. Laha , J. H. Patel , R. K. Iyer, Accurate Low-Cost Methods for Performance Evaluation of Cache Memory Systems, IEEE Transactions on Computers, v.37 n.11, p.1325-1336, November 1988
Donald B. Alpert , Michael J. Flynn, Performance Trade-Offs for Microprocessor Cache Memories, IEEE Micro, v.8 n.4, p.44-54, July 1988
Jack W. Davidson , Richard A. Vaughan, The effect of instruction set complexity on program size and memory performance, ACM SIGPLAN Notices, v.22 n.10, p.60-64, Oct. 1987
Minsuk Lee , Sang Lyul Min , Heonshik Shin , Chong Sang Kim , Chang Yun Park, Threaded Prefetching: A New Instruction Memory Hierarchy for Real-TimeSystems, Real-Time Systems, v.13 n.1, p.47-65, July 1997
Kifung C. Cheung , Gurindar S. Sohi , Kewal K. Saluja , Dhiraj K. Pradhan, Design and Analysis of a Gracefully Degrading Interleaved Memory System, IEEE Transactions on Computers, v.39 n.1, p.63-71, January 1990
Ken Batcher , Robert Walker, Cluster miss prediction for instruction caches in embedded networking applications, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA
W. J. Schmidt , R. R. Roediger , C. S. Mestad , B. Mendelson , I. Shavit-Lottem , V. Bortnikov-Sitnitsky, Profile-directed restructuring of operating system code, IBM Systems Journal, v.37 n.2, p.270-297, April 1998
Joel L. Wolf , Harold S. Stone , Dominique Thiébaut, Synthetic Traces for Trace-Driven Simulation of Cache Memories, IEEE Transactions on Computers, v.41 n.4, p.388-410, April 1992
Kazuhiko Kato , Takashi Masuda, Persistent Caching: An Implementation Technique for Complex Objects with Object Identity, IEEE Transactions on Software Engineering, v.18 n.7, p.631-645, July 1992
Qing Yang, Introducing a New Cache Design into Vector Computers, IEEE Transactions on Computers, v.42 n.12, p.1411-1424, December 1993
Men-Chow Chiang , Gurindar S. Sohi, Evaluating Design Choices for Shared Bus Multiprocessors in a Throughput-Oriented Environment, IEEE Transactions on Computers, v.41 n.3, p.297-317, March 1992
Dominique Thiébaut , Harold S. Stone , Joel L. Wolf, Improving Disk Cache Hit-Ratios Through Cache Partitioning, IEEE Transactions on Computers, v.41 n.6, p.665-676, June 1992
Raksit Ashok , Saurabh Chheda , Csaba Andras Moritz, Coupling compiler-enabled and conventional memory accessing for energy efficiency, ACM Transactions on Computer Systems (TOCS), v.22 n.2, p.180-213, May 2004
Marco Galluzzi , Valentín Puente , Adrián Cristal , Ramón Beivide , José-Ángel Gregorio , Mateo Valero, A first glance at Kilo-instruction based multiprocessors, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy
P. Pereira , L. Heutte , Y. Lecourtier, Source-to-Source Instrumentation for the Optimization of an Automatic Reading System, The Journal of Supercomputing, v.18 n.1, p.89-104, Jan. 2001
Marco Galluzzi , Ramón Beivide , Valentin Puente , José-Ángel Gregorio , Adrian Cristal , Mateo Valero, Evaluating kilo-instruction multiprocessors, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.72-79, June 20-20, 2004, Munich, Germany
Alvin R. Lebeck , David A. Wood, Cache Profiling and the SPEC Benchmarks: A Case Study, Computer, v.27 n.10, p.15-26, October 1994
Xiaotong Zhuang , Santosh Pande, Power-efficient prefetching via bit-differential offset assignment on embedded processors, ACM SIGPLAN Notices, v.39 n.7, July 2004
Masaru Takesue, Cache Memories for Data Flow Machines, IEEE Transactions on Computers, v.41 n.6, p.677-687, June 1992
Jack W. Davidson , Anne M. Holler, Subprogram Inlining: A Study of its Effects on Program Execution Time, IEEE Transactions on Software Engineering, v.18 n.2, p.89-102, February 1992
Ilya Gluhovsky , Brian O'Krafka, Comprehensive multiprocessor cache miss rate generation using multivariate models, ACM Transactions on Computer Systems (TOCS), v.23 n.2, p.111-145, May 2005
Jike Cui , Mansur. H. Samadzadeh, A new hybrid approach to exploit localities: LRFU with adaptive prefetching, ACM SIGMETRICS Performance Evaluation Review, v.31 n.3, p.37-43, December 2003
Edward H. Gornish , Alexander Veidenbaum, An Integrated Hardware/Software Data Prefetching Scheme for Shared-Memory Multiprocessors, International Journal of Parallel Programming, v.27 n.1, p.35-70, Feb. 1999
Benjamin Charny, Matrix Partitioning on a Virtual Shared Memory Parallel Machine, IEEE Transactions on Parallel and Distributed Systems, v.7 n.4, p.343-355, April 1996
Xing Du , Xiaodong Zhang , Zhichun Zhu, Memory Hierarchy Considerations for Cost-Effective Cluster Computing, IEEE Transactions on Computers, v.49 n.9, p.915-933, September 2000
Shreekant Thakkar , Paul Gifford , Gary Fielland, The Balance Multiprocessor System, IEEE Micro, v.8 n.1, p.57-69, January 1988
Luc Bouganim , Daniela Florescu , Patrick Valduriez, Load Balancing for Parallel Query Execution on NUMA Multiprocessors, Distributed and Parallel Databases, v.7 n.1, p.99-121, January 1999
Charles P. Thacker , Lawrence C. Stewart, Firefly: a multiprocessor workstation, ACM SIGARCH Computer Architecture News, v.15 n.5, p.164-172, Oct. 1987
Cosimo Antonio Prete , Gianpaolo Prina , Luigi Ricciardi, A Trace-Driven Simulator for Performance Evaluation of Cache-Based Multiprocessor Systems, IEEE Transactions on Parallel and Distributed Systems, v.6 n.9, p.915-929, September 1995
Hamid Reza Zarandi , Hamid Sarbazi-Azad, Hierarchical Binary Set Partitioning in Cache Memories, The Journal of Supercomputing, v.31 n.2, p.185-202, December 2004
Hans Vandierendonck , Koen De Bosschere, XOR-Based Hash Functions, IEEE Transactions on Computers, v.54 n.7, p.800-812, July 2005
Adrián Cristal , Oliverio J. Santana , Mateo Valero , José F. Martínez, Toward kilo-instruction processors, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.4, p.389-417, December 2004
Jih-Kwon Peir , Windsor W. Hsu , Alan Jay Smith, Functional Implementation Techniques for CPU Cache Memories, IEEE Transactions on Computers, v.48 n.2, p.100-110, February 1999
Nigel Topham , Antonio González, Randomized Cache Placement for Eliminating Conflicts, IEEE Transactions on Computers, v.48 n.2, p.185-192, February 1999
Bruce L. Jacob , Peter M. Chen , Seth R. Silverman , Trevor N. Mudge, An Analytical Model for Designing Memory Hierarchies, IEEE Transactions on Computers, v.45 n.10, p.1180-1194, October 1996
Kimming So , Rudolph N. Rechtschaffen, Cache Operations by MRU Change, IEEE Transactions on Computers, v.37 n.6, p.700-709, June 1988
Harold S. Stone , John Turek , Joel L. Wolf, Optimal Partitioning of Cache Memory, IEEE Transactions on Computers, v.41 n.9, p.1054-1068, September 1992
Jun Kiniwa , Toshio Hamada , Daisuke Mizoguchi, Lookahead Scheduling Requests for Multisize Page Caching, IEEE Transactions on Computers, v.50 n.9, p.972-983, September 2001
Ismail Kadayif , Mahmut Kandemir , Guilin Chen, Studying interactions between prefetching and cache line turnoff, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
Yuguang Wu , Richard Muntz, Stack Evaluation of Arbitrary Set-Associative Multiprocessor Caches, IEEE Transactions on Parallel and Distributed Systems, v.6 n.9, p.930-942, September 1995
Teresa L. Johnson , Daniel A. Connors , Matthew C. Merten , Wen-mei W. Hwu, Run-Time Cache Bypassing, IEEE Transactions on Computers, v.48 n.12, p.1338-1354, December 1999
Michel Cekleov , Michel Dubois, Virtual-Address Caches, Part 2: Multiprocessor Issues, IEEE Micro, v.17 n.6, p.69-74, November 1997
M. A. Holliday , C. S. Ellis, Accuracy of Memory Reference Traces of Parallel Computations in Trace-Drive Simulation, IEEE Transactions on Parallel and Distributed Systems, v.3 n.1, p.97-109, January 1992
Hanoch Levy , Ted G. Messinger , Robert J. T. Morris, The Cache Assignment Problem and Its Application to Database Buffer Management, IEEE Transactions on Software Engineering, v.22 n.11, p.827-838, November 1996
Jean-Loup Baer , Tien-Fu Chen, Effective Hardware-Based Data Prefetching for High-Performance Processors, IEEE Transactions on Computers, v.44 n.5, p.609-623, May 1995
Dimitrios Stiliadis , Anujan Varma, Selective Victim Caching: A Method to Improve the Performance of Direct-Mapped Caches, IEEE Transactions on Computers, v.46 n.5, p.603-610, May 1997
Rui Min , Yiming Hu, Improving Performance of Large Physically Indexed Caches by Decoupling Memory Addresses from Cache Addresses, IEEE Transactions on Computers, v.50 n.11, p.1191-1201, November 2001
Milan Milenkovic, Microprocessor Memory Management Units, IEEE Micro, v.10 n.2, p.70-85, March 1990
Keith Boland , Apostolos Dollas, Predicting and Precluding Problems with Memory Latency, IEEE Micro, v.14 n.4, p.59-67, August 1994
Philip G. Emma , Allan Hartstein , Thomas R. Puzak , Vijayalakshmi Srinivasan, Exploring the limits of prefetching, IBM Journal of Research and Development, v.49 n.1, p.127-144, January 2005
Yuanyuan Zhou , Zhifeng Chen , Kai Li, Second-Level Buffer Cache Management, IEEE Transactions on Parallel and Distributed Systems, v.15 n.6, p.505-519, June 2004
Han Chen , Kai Li , Bin Wei, Memory Performance Optimizations For Real-Time Software HDTV Decoding, Journal of VLSI Signal Processing Systems, v.41 n.2, p.193-207, September 2005
Wei Zhang, Enhancing data cache reliability by the addition of a small fully-associative replication cache, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France
Michel, Dubois , Christoph Scheurich , Fayé A. Briggs, Synchronization, Coherence, and Event Ordering in Multiprocessors, Computer, v.21 n.2, p.9-21, February 1988
A. Mahjur , A. H. Jahangir , A. H. Gholamipour, On the performance of trace locality of reference, Performance Evaluation, v.60 n.1-4, p.51-72, May 2005
Resit Sendag , Ying Chen , David J. Lilja, The Impact of Incorrectly Speculated Memory Operations in a Multithreaded Architecture, IEEE Transactions on Parallel and Distributed Systems, v.16 n.3, p.271-285, March 2005
Wei Zhang, Replication Cache: A Small Fully Associative Cache to Improve Data Cache Reliability, IEEE Transactions on Computers, v.54 n.12, p.1547-1555, December 2005
David Parello , Olivier Temam , Jean-Marie Verdun, On increasing architecture awareness in program optimizations to bridge the gap between peak and sustained processor performance: matrix-multiply revisited, Proceedings of the 2002 ACM/IEEE conference on Supercomputing, p.1-11, November 16, 2002, Baltimore, Maryland
M. Kobayashi , M. H. MacDougall, The Stack Growth Function: Cache Line Reference Models, IEEE Transactions on Computers, v.38 n.6, p.798-805, June 1989
Ramesh V Peri , John Fernando , Ravi Kolagotla, Addressing mode driven low power data caches for embedded processors, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.129-135, June 20-20, 2004, Munich, Germany
William C. Kreahling , David Whalley , Mark W. Bailey , Xin Yuan , Gang-Ryung Uh , Robert van Engelen, Branch elimination by condition merging, Software—Practice & Experience, v.35 n.1, p.51-74, January 2005
Ramakrishna Karedla , J. Spencer Love , Bradley G. Wherry, Caching strategies to improve disk system performance, Computer, v.27 n.3, p.38-46, March 1994
Robert B. Smith , James K. Archibald , Brent E. Nelson, Evaluating performance of prefetching second level caches, ACM SIGMETRICS Performance Evaluation Review, v.20 n.4, p.31-42, May 1993
V. Milutinovic , M Bettinger , W. Helbig, Multiplier/Shifter Design Tradeoffs in a 32-bit Microprocessor, IEEE Transactions on Computers, v.38 n.6, p.874-880, June 1989
Makoto Kobayashi, A cache multitasking model, ACM SIGMETRICS Performance Evaluation Review, v.20 n.2, p.27-37, Nov. 1992
M. D. Hill , A. J. Smith, Evaluating Associativity in CPU Caches, IEEE Transactions on Computers, v.38 n.12, p.1612-1630, December 1989
Benjamin Maytal , Dan Biran , Sorin Iacobovici , Jonathan Levy , Donald B. Alpert , Sidi Yom Tov, Design Considerations for a General-Purpose Microprocessor, Computer, v.22 n.1, p.66-76, January 1989
Thomas M. Conte , Wen-mei W. Hwu, Benchmark Characterization, Computer, v.24 n.1, p.48-56, January 1991
Jean-Loup Baer , Yi-Bing Lin, Improving Quicksort Performance with a Codeword Data Structure, IEEE Transactions on Software Engineering, v.15 n.5, p.622-631, May 1989
Robert P. Colwell , Robert P. Nix , John J. O'Donnell , David B. Papworth , Paul K. Rodman, A VLIW architecture for a trace Scheduling Compiler, IEEE Transactions on Computers, v.37 n.8, p.967-979, August 1988
Ying-Hong Wang , Chih-Feng Chao , Shih-Wei Lin , Wei-Ting Chen, A distributed data caching framework for mobile ad hoc networks, Proceeding of the 2006 international conference on Communications and mobile computing, July 03-06, 2006, Vancouver, British Columbia, Canada
William D. Strecker, Transient behavior of cache memories, ACM Transactions on Computer Systems (TOCS), v.1 n.4, p.281-293, Nov. 1983
Sangyeun Cho , Pen-Chung Yew , Gyungho Lee, Access region locality for high-bandwidth processor memory system design, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.136-146, November 16-18, 1999, Haifa, Israel
Sailesh Kumar , John Maschmeyer , Patrick Crowley, Exploiting locality to ameliorate packet queue contention and serialization, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy
Xiaodong Zhang, Performance Measurement and Modeling to Evaluate Various Effects on a Shared memory Multiprocessor, IEEE Transactions on Software Engineering, v.17 n.1, p.87-93, January 1991
M. Dubois, Throughput Analysis of Cache-Based Multiprocessors with Multiple Buses, IEEE Transactions on Computers, v.37 n.1, p.58-70, January 1988
W. -m. W. Hwu , T. M. Conte, Editorial, IEEE Transactions on Computers, v.43 n.9, p.994-1003, September 1994
Raksit Ashok , Saurabh Chheda , Csaba Andras Moritz, Cool-Mem: combining statically speculative memory accessing with selective address translation for energy efficiency, ACM SIGOPS Operating Systems Review, v.36 n.5, December 2002
Thierry Lafage , André Seznec, Choosing representative slices of program execution for microarchitecture simulations: a preliminary application to the data stream, Workload characterization of emerging computer applications, Kluwer Academic Publishers, Norwell, MA, 2001
Steven P. VanderWiel , David J. Lilja, When Caches Aren't Enough: Data Prefetching Techniques, Computer, v.30 n.7, p.23-30, July 1997
J. Torrellas , H. S. Lam , J. L. Hennessy, False Sharing and Spatial Locality in Multiprocessor Caches, IEEE Transactions on Computers, v.43 n.6, p.651-663, June 1994
Chung-Ho Chen , Arun K. Somani, Architecture Technique Trade-Offs Using Mean Memory Delay Time, IEEE Transactions on Computers, v.45 n.10, p.1089-1100, October 1996
Richard M. Fujimoto , Jya-Jang Tsai , Ganesh C. Gopalakrishnan, Design and Evaluation of the Rollback Chip: Special Purpose Hardware for Time Warp, IEEE Transactions on Computers, v.41 n.1, p.68-82, January 1992
Charles P. Thacker , Lawrence C. Stewart , Edwin H. Satterthwaite, Jr., Firefly: A Multiprocessor Workstation, IEEE Transactions on Computers, v.37 n.8, p.909-920, August 1988
K. Grimsrud , J. Archibald , R. Frost , B. Nelson, Locality As a Visualization Tool, IEEE Transactions on Computers, v.45 n.11, p.1319-1326, November 1996
R. E. Kessler , M. D. Hill , D. A. Wood, A Comparison of Trace-Sampling Techniques for Multi-Megabyte Caches, IEEE Transactions on Computers, v.43 n.6, p.664-675, June 1994
Mingju Li , Elizabeth Varki , Swapnil Bhatia , Arif Merchant, TaP: table-based prefetching for storage caches, Proceedings of the 6th USENIX Conference on File and Storage Technologies, p.1-16, February 26-29, 2008, San Jose, California
Yannick Deville, A low-cost usage-based replacement algorithm for cache memories, ACM SIGARCH Computer Architecture News, v.18 n.4, p.52-58, Dec. 1990
Daniel Gracia Perez , Gilles Mouchard , Olivier Temam, MicroLib: A Case for the Quantitative Comparison of Micro-Architecture Mechanisms, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.43-54, December 04-08, 2004, Portland, Oregon
Afrin Naz , Krishna Kavi , Mehran Rezaei , Wentong Li, Making a case for split data caches for embedded applications, ACM SIGARCH Computer Architecture News, v.34 n.1, March 2006
Norman P. Jouppi, Retrospective: improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, 25 years of the international symposia on Computer architecture (selected papers), p.71-73, June 27-July 02, 1998, Barcelona, Spain
David A. Wood , Mark D. Hill , R. E. Kessler, A model for estimating trace-sample miss ratios, ACM SIGMETRICS Performance Evaluation Review, v.19 n.1, p.79-89, May 1991
Scott Mahlke , Balas Natarajan, Compiler synthesized dynamic branch prediction, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.153-164, December 02-04, 1996, Paris, France
M. K. Farrens , a. R. Pleszkun, Improving performance of small on-chip instruction caches, ACM SIGARCH Computer Architecture News, v.17 n.3, p.234-241, June 1989
Koushik Chakraborty , Philip M. Wells , Gurindar S. Sohi, Computation spreading: employing hardware migration to specialize CMP cores on-the-fly, ACM SIGARCH Computer Architecture News, v.34 n.5, December 2006
Dong Hyuk Woo , Mrinmoy Ghosh , Emre Özer , Stuart Biles , Hsien-Hsin S. Lee, Reducing energy of virtual cache synonym lookup using bloom filters, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea
Alexander Gendler , Avi Mendelson , Yitzhak Birk, A PAB-based multi-prefetcher mechanism, International Journal of Parallel Programming, v.34 n.2, p.171-188, April 2006
A. Hartstein , V. Srinivasan , T. R. Puzak , P. G. Emma, Cache miss behavior: is it √2?, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy
Roland E. Wunderlich , Thomas F. Wenisch , Babak Falsafi , James C. Hoe, Statistical sampling of microarchitecture simulation, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.16 n.3, p.197-224, July 2006
Jaeheon Jeong , Per Stenström , Michel Dubois, Simple penalty-sensitive replacement policies for caches, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy
Tanausú Ramírez , Alex Pajuelo , Oliverio J. Santana , Mateo Valero, Kilo-instruction processors, runahead and prefetching, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy
Ilya Gluhovsky , David Vengerov , Brian O'Krafka, Comprehensive multivariate extrapolation modeling of multiprocessor cache miss rates, ACM Transactions on Computer Systems (TOCS), v.25 n.1, p.2-es, February 2007
Jochen Hollmann , Anders Ardö , Per Stenström, Effectiveness of caching in a distributed digital library system, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.7, p.403-416, July, 2007
Yuanyuan Zhou , James Philbin , Kai Li, The Multi-Queue Replacement Algorithm for Second Level Buffer Caches, Proceedings of the General Track: 2002 USENIX Annual Technical Conference, p.91-104, June 25-30, 2001
Xiaotong Zhuang , Santosh Pande, Power-efficient prefetching for embedded processors, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.1, February 2007
Sangyeun Cho, I-cache multi-banking and vertical interleaving, Proceedings of the 17th great lakes symposium on Great lakes symposium on VLSI, March 11-13, 2007, Stresa-Lago Maggiore, Italy
Thomas M. Kroeger , Darrell D. E. Long , Jeffrey C. Mogul, Exploring the bounds of web latency reduction from caching and prefetching, Proceedings of the USENIX Symposium on Internet Technologies and Systems on USENIX Symposium on Internet Technologies and Systems, p.2-2, December 08-11, 1997, Monterey, California
James Griffioen , Randy Appleton, Reducing file system latency using a predictive approach, Proceedings of the USENIX Summer 1994 Technical Conference on USENIX Summer 1994 Technical Conference, p.13-13, June 06-10, 1994, Boston, Massachusetts
José Leandro D. Mendes , Luiza M. N. Coutinho , Carlos A. P. S. Martins, Web memory hierarchy learning and research environment, Proceedings of the 2006 workshop on Computer architecture education: held in conjunction with the 33rd International Symposium on Computer Architecture, June 17, 2006, Boston, Massachusetts
Razvan Cheveresan , Matt Ramsay , Chris Feucht , Ilya Sharapov, Characteristics of workloads used in high performance and technical computing, Proceedings of the 21st annual international conference on Supercomputing, June 17-21, 2007, Seattle, Washington
Pei Cao , Edward W. Felten , Kai Li, Implementation and performance of application-controlled file caching, Proceedings of the 1st USENIX conference on Operating Systems Design and Implementation, p.13-es, November 14-17, 1994, Monterey, California
Qi Zhu , Erol Gelenbe , Ying Qiao, Adaptive prefetching algorithm in disk controllers, Performance Evaluation, v.65 n.5, p.382-395, May, 2008
Sven Helmer , Thomas Neumann , Guido Moerkotte, Estimating the output cardinality of partial preaggregation with a measure of clusteredness, Proceedings of the 29th international conference on Very large data bases, p.656-667, September 09-12, 2003, Berlin, Germany
Jürgen Branke , Pablo Funes , Frederik Thiele, Evolutionary design of en-route caching strategies, Applied Soft Computing, v.7 n.3, p.890-898, June, 2007
Jun Yan , Wei Zhang, WCET analysis of instruction caches with prefetching, ACM SIGPLAN Notices, v.42 n.7, July 2007
Jonathan Weinberg , Michael O. McCracken , Erich Strohmaier , Allan Snavely, Quantifying Locality In The Memory Access Patterns of HPC Applications, Proceedings of the 2005 ACM/IEEE conference on Supercomputing, p.50, November 12-18, 2005
Johann Blieberger , Thomas Fahringer , Bernhard Scholz, Symbolic Cache Analysis for Real-Time Systems, Real-Time Systems, v.18 n.2-3, p.181-215, May 2000
Christian Ferdinand , Reinhard Wilhelm, Efficient and Precise Cache Behavior Prediction for Real-TimeSystems, Real-Time Systems, v.17 n.2-3, p.131-181, Nov. 1999
Jan Edler , Allan Gottlieb , Clyde P. Kruskal , Kevin P. McAuliffe , Larry Rudolph , Marc Snir , Patricia J. Teller , James Wilson, Issues related to MIMD shared-memory computers: the NYU ultracomputer approach, ACM SIGARCH Computer Architecture News, v.13 n.3, p.126-135, June 1985
Elliot Nestle , Armond Inselberg, The SYNAPSE N+1 System: architectural characteristics and performance data of a tightly-coupled multiprocessor system, ACM SIGARCH Computer Architecture News, v.13 n.3, p.233-239, June 1985
Robert W. Horst , Timothy C. K. Chou, An architecture for high volume transaction processing, ACM SIGARCH Computer Architecture News, v.13 n.3, p.240-245, June 1985
R. H. Katz , S. J. Eggers , D. A. Wood , C. L. Perkins , R. G. Sheldon, Implementing a cache consistency protocol, ACM SIGARCH Computer Architecture News, v.13 n.3, p.276-283, June 1985
Sunil Kim , Alexander V. Veidenbaum, On Interaction between Interconnection Network Design and Latency Hiding Techniques in Multiprocessors, The Journal of Supercomputing, v.16 n.3, p.197-216, July 2000
Keshavan Varadarajan , S. K. Nandy , Vishal Sharda , Amrutur Bharadwaj , Ravi Iyer , Srihari Makineni , Donald Newell, Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.433-442, December 09-13, 2006
Ambuj Shatdal , Chander Kant , Jeffrey F. Naughton, Cache Conscious Algorithms for Relational Query Processing, Proceedings of the 20th International Conference on Very Large Data Bases, p.510-521, September 12-15, 1994
Jun Rao , Kenneth A. Ross, Cache Conscious Indexing for Decision-Support in Main Memory, Proceedings of the 25th International Conference on Very Large Data Bases, p.78-89, September 07-10, 1999
Gonzalez Gonzalez , Adrian Cristal , Daniel Ortega , Alexander Veidenbaum , Mateo Valero, A Content Aware Integer Register File Organization, ACM SIGARCH Computer Architecture News, v.32 n.2, p.314, March 2004
Moinuddin K. Qureshi , David Thompson , Yale N. Patt, The V-Way Cache: Demand Based Associativity via Global Replacement, ACM SIGARCH Computer Architecture News, v.33 n.2, p.544-555, May 2005
Reinder J. Bril, On cacheability of lock-variables in tightly coupled multiprocessor systems, ACM SIGARCH Computer Architecture News, v.15 n.3, p.25-32, June 1987
Jon Inouye , Ravindranath Konuru , Jonathan Walpole , Bart Sears, The effects of virtually addressed caches on virtual memory design and performance, ACM SIGOPS Operating Systems Review, v.26 n.4, p.14-29, Oct. 1992
Yannick Deville, A process-dependent partitioning strategy for cache memories, ACM SIGARCH Computer Architecture News, v.21 n.1, p.26-33, March 1993
Ivan Sklenář, Prefetch unit for vector operations on scalar computers, ACM SIGARCH Computer Architecture News, v.20 n.4, p.31-37, Sept. 1992
Philip Machanick, The case for SRAM main memory, ACM SIGARCH Computer Architecture News, v.24 n.5, p.23-30, Dec. 1996
Reinder J. Bril, An implementation independent approach to cache memories, ACM SIGARCH Computer Architecture News, v.15 n.3, p.17-24, June 1987
Gregory G. Finn , Steve Hotz , Rod Van Meter, The impact of a zero-scan Internet checksumming mechanism, ACM SIGCOMM Computer Communication Review, v.26 n.5, p.27-39, Oct. 1996
Philip l. Good, Structuring an instruction cache, ACM SIGARCH Computer Architecture News, v.16 n.3, p.40-43, June 1988
Henry G. Baker, Linear logic and permutation stacks—the Forth shall be first, ACM SIGARCH Computer Architecture News, v.22 n.1, p.34-43, March 1994
Jordi Cortadella , Teodor Jové, Dynamic RAM for on-chip instruction caches, ACM SIGARCH Computer Architecture News, v.16 n.4, p.45-50, Sept. 1988
Humayun Khalid, The unconventional replacement algorithms, ACM SIGARCH Computer Architecture News, v.23 n.5, p.20-26, Dec. 1995
Zeshan Chishti , Michael D. Powell , T. N. Vijaykumar, Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.55, December 03-05, 2003
Yannick Deville , Jean Gobert, A class of replacement policies for medium and high-associativity structures, ACM SIGARCH Computer Architecture News, v.20 n.1, p.55-64, March 1992
Lee Higbee, Quick and easy cache performance analysis, ACM SIGARCH Computer Architecture News, v.18 n.2, p.33-44, Jun. 1990
Dionisios N. Pnevmatikatos , Mark D. Hill, Cache performance of the integer SPEC benchmarks on a RISC, ACM SIGARCH Computer Architecture News, v.18 n.2, p.53-68, Jun. 1990
Y. Afek , G. Brown , M. Merritt, A lazy cache algorithm, Proceedings of the first annual ACM symposium on Parallel algorithms and architectures, p.209-222, June 18-21, 1989, Santa Fe, New Mexico, United States
Jaeheon Jeong , Michel Dubois, Cache Replacement Algorithms with Nonuniform Miss Costs, IEEE Transactions on Computers, v.55 n.4, p.353-365, April 2006
Steve Frank , Armond Inselberg, Synapse tightly coupled multiprocessors: a new approach to solve old problems, Proceedings of the July 9-12, 1984, national computer conference and exposition, July 09-12, 1984, Las Vegas, Nevada
Sudipto Guha, On the space---time of optimal, approximate and streaming algorithms for synopsis construction problems, The VLDB Journal — The International Journal on Very Large Data Bases, v.17 n.6, p.1509-1535, November 2008
Lixia Liu , Zhiyuan Li , Ahmed H. Sameh, Analyzing memory access intensity in parallel programs on multicore, Proceedings of the 22nd annual international conference on Supercomputing, June 07-12, 2008, Island of Kos, Greece
Sung-Jin Cho , Un-Sook Choi , Yoon-Hee Hwang , Han-Doo Kim, Design of new XOR-based hash functions for cache memories, Computers & Mathematics with Applications, v.55 n.9, p.2005-2011, May, 2008
S. Bartolini , P. Foglia , C. A. Prete, MEmory performance: DEaling with applications, systems and architecture, ACM SIGARCH Computer Architecture News, v.35 n.4, September 2007
Jelena Trajkovic , Alexander V. Veidenbaum , Arun Kejariwal, Improving SDRAM access energy efficiency for low-power embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.3, p.1-21, April 2008
Binny S. Gill , Luis Angel D. Bathen, Optimal multistream sequential prefetching in a shared cache, ACM Transactions on Storage (TOS), v.3 n.3, p.10-es, October 2007
Alan Jay Smith, Workloads (creation and use), Communications of the ACM, v.50 n.11, November 2007
Afrin Naz , Krishna Kavi , Wentong Li , Philip Sweany, Tiny split data-caches make big performance impact for embedded applications, Journal of Embedded Computing, v.2 n.2, p.207-219, April 2006
Xiaotong Zhuang , Hsien-Hsin S. Lee, Reducing Cache Pollution via Dynamic Data Prefetch Filtering, IEEE Transactions on Computers, v.56 n.1, p.18-31, January 2007
Yu Sun , Wei Zhang, Efficient code caching to improve performance and energy consumption for java applications, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA
Mohammad Banikazemi , Dan Poff , Bulent Abali, PAM: a novel performance/power aware meta-scheduler for multi-core systems, Proceedings of the 2008 ACM/IEEE conference on Supercomputing, November 15-21, 2008, Austin, Texas
Jun Yan , Wei Zhang, Analyzing the worst-case execution time for instruction caches with prefetching, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.1, p.1-19, December 2008
Zhijun Wang , Anwitaman Datta , Sajal K. Das , Mohan Kumar, CMV: File consistency maintenance through virtual servers in peer-to-peer systems, Journal of Parallel and Distributed Computing, v.69 n.4, p.360-372, April, 2009
Alan Jay Smith, Cache memory, Encyclopedia of Computer Science, 4th edition, John Wiley and Sons Ltd., Chichester, 2003
Chang Joo Lee , Onur Mutlu , Veynu Narasiman , Yale N. Patt, Prefetch-Aware DRAM Controllers, Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture, p.200-209, November 08-12, 2008
Xi E. Chen , Tor M. Aamodt, Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs, Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture, p.59-70, November 08-12, 2008
Stephen Roderick Hines , Yuval Peress , Peter Gavin , David Whalley , Gary Tyson, Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE), ACM SIGPLAN Notices, v.44 n.7, July 2009
Zhe Zhang , Amit Kulkarni , Xiaosong Ma , Yuanyuan Zhou, Memory resource allocation for file system prefetching: from a supply chain management perspective, Proceedings of the fourth ACM european conference on Computer systems, April 01-03, 2009, Nuremberg, Germany
Chuanjun Zhang , Bing Xue, Divide-and-conquer: a bubble replacement for low level caches, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA
A. L. Davis , S. V. Robison, The architecture of the FAIM-1 symbolic multiprocessing system, Proceedings of the 9th international joint conference on Artificial intelligence, p.32-38, August 18-23, 1985, Los Angeles, California
Aleksandar Dragojević , Rachid Guerraoui , Anmol V. Singh , Vasu Singh, Preventing versus curing: avoiding conflicts in transactional memories, Proceedings of the 28th ACM symposium on Principles of distributed computing, August 10-12, 2009, Calgary, AB, Canada

INDEX TERMS

Primary Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES
      B.3.2 Design Styles
          Subjects: Cache memories


General Terms:
Design, Theory

Collaborative Colleagues:
Alan Jay Smith: colleagues

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2009 ACM, Inc.
Terms of Usage   Privacy Policy   Code of Ethics   Contact Us

Useful downloads: Adobe Acrobat    QuickTime    Windows Media Player    Real Player