ACM Home Page
Please provide us with feedback. Feedback
Hardware/software synthesis of formal specifications in codesign of embedded systems
Full text PdfPdf (281 KB)
Source ACM Transactions on Design Automation of Electronic Systems (TODAES) archive
Volume 5 ,  Issue 3  (July 2000) table of contents
Pages: 399 - 432  
Year of Publication: 2000
ISSN:1084-4309
Authors
Vincenza Carchiolo  Univ. di Catania, Catania, Italy
Michele Malgeri  Univ. di Catania, Catania, Italy
Guiseppe Mangioni  Univ. di Catania, Catania, Italy
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 6,   Downloads (12 Months): 82,   Citation Count: 1
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/348019.348093
What is a DOI?

ABSTRACT

CoDesign aims to integrate the design techniques of hardware and software. In this work, we present a CoDesign methodology based on a formal approach to embedded system specification. This methodology uses the Templated T-LOTOS language to specify the system during all design phases. Templated T-LOTOS is a formal language based on CCS and CSP models. Using Templated T-LOTOS, a system can be specified by observing the temporal ordering in which the events occur from the outside. In this paper we focus on the synthesis of system specified by Templated T-LOTOS. The proposed synthesis algorithm takes advantage of peculiarities of Templates T-LOTOS. Hardware modules are translated into a register transfer-level language that manages some signals in order to drive synchronization, while the software models are translated into C according to a finite state model whose operations are controlled by a scheduler. The synthesis of the Templated T-LOTOS specification is based on the direct translation of the language operators to ensure that the implemented system is the same as the specified one.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
 
3
BERRY, a., COURONNE, P., AND GONTHIER, a. 1991. The synchronous approach to reactive and real-time systems. Proc. IEEE 79.
 
4
BERRY, G. AND TOUATI, H. 1993. Optimized controller synthesis using Esterelle. In Proceedings of the International Workshop on Logic Synthesis (May),
 
5
 
6
BOYER, R. S., KAUFMANN, M., AND MOORE, J. S. 1995. The Boyer-Moore theorem prover and its interactive enhancements. In Computers & Mathematics with Applications Pergamon Press, Inc., London, UK, 27-62.
 
7
BRINKSMA, E., SCOLLO, G., AND VISSERS, C. 1987. Experience with and future of LOTOS as a specification language. Tech. Rep. INF-87-17. Twente University.
 
8
CARCHIOLO, V., MALGERI, M., AND MANGIONI, G. 1996. TTL: A LOTOS extension for system description. In Proceedings of the Conference on Basys (Basys '96, Lisbon, Portugal),
 
9
CARCHIOLO, V., MALGERI, M., AND MANGIONI, G. 1998. Formal codesign methodology with multistep partitioning. J. Comput. Aided VLSI Des. 7, 4.
 
10
CARCHIOLO, V., MALGERI, M., AND MANGIONI, G. 1998. Synthesis of TTL specification: A case study. In Proceedings of the MultiConference on CESA98-IMACS,
11
 
12
 
13
14
 
15
CHIODO, M., GIUSTO, P., JURESKA, A., HSIEH, H. C., SANGIOVANNI-VINCENTELLI, A., AND LAVAGNO, L. 1993. A formal specification model for hardware/software codesign. In Proceedings of the International Workshop on Hardware-Software Codesign (Boston, MA, Sept.),
16
 
17
 
18
 
19
DRUSINSKI, D. AND HAR'EL, D. 1989. Using statecharts for hardware description and synthesis. IEEE Trans. Comput.-Aided Des. 8.
 
20
 
21
ERNST, R. 1993. Hardware-software codesign of embedded controllers based on hardware extraction. In Proceedings of the International Workshop on Hardware-Software Codesign (Boston, MA, Sept.),
 
22
 
23
 
24
GUERNIC, P. L., BENVENISTE, A., BOURNAT, P., AND GAUTHIER, T. 1985. A data flow oriented language for signal processing. IRISA Tech. Rep. 246. IRISA, Rennes, France.
 
25
 
26
 
27
 
28
 
29
 
30
 
31
 
32
 
33
 
34
ISO. 1988. Information processing systems, open system interconnection LOTOS, A formal description technique based on the temporal ordering of observational behaviour. ISO-IS-8807.
35
 
36
 
37
 
38
 
39
KURSHAN, R. P. 1994. Automata-Theoretic Verification of Coordinating Processes. Princeton University Press, Princeton, NJ.
40
 
41
 
42
 
43
 
44
 
45
 
46
 
47
 
48
 
49
VAN EIJK, P. 1989. Tools for LOTOS specification style transformation. Tech. Rep. Memo. 89-35.
 
50
VISSERS, C. A., SCOLLO, G., AND VAN SINDEREN, M. 1988. Architecture and specification style in formal description of distributed systems. In Proceedings of the Conference on Protocol Specification, Testing and Verification (Amsterdam), North-Holland Publishing Co., Amsterdam, The Netherlands, 189-204.
 
51
 
52


Collaborative Colleagues:
Vincenza Carchiolo: colleagues
Michele Malgeri: colleagues
Guiseppe Mangioni: colleagues