Regression-based RTL power modeling

ABSTRACT

Register-transfer level (RTL) power estimation is a key feature for synthesis-based design flows. The main challenge in establishing a sound RTL power estimation methodology is the construction of accurate, yet efficient, models of the power dissipation of functional macros. Such models should be automatically built, and should produce reliable average power estimates. In this paper we propose a general methodology for building and tuning RTL power models. We address both hard macros (presynthesized functional blocks)and soft macros (functional units for which only a synthesizable HDL description is provided). We exploit linear regression and its nonparametric extensions to express the dependency of power dissipation on input and output activity. Bottom-up off-line characterization of regression-based power macromodels is discussed in detail. Moreover, we introduce a low overhead on-line characterization method for enhancing the accuracy of off-line characterization.

REFERENCES

• 1: BENINI, L., BOGLIOLO, A., FAVALLI, M., AND DE MICHELI, G. 1996. Regression models for behavioral power estimation. In Proceedings of the Workshop on Power and Timing Modeling, Optimization and Simulation (Sept. 1996), 179-187.
• 2: Alessandro Bogiolo , Luca Benini , Bruno Riccò, Power estimation of cell-based CMOS circuits, Proceedings of the 33rd annual conference on Design automation, p.433-438, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240601]
• 3: BOGLIOLO, A., BENINI, L., DE MICHELI, G., AND RICCO, B. 1995. Accurate logic level power estimation. In Proceedings of the IEEE Symposium on Low Power Electronics, IEEE Computer Society Press, Los Alamitos, CA, 40-41.
• 4: BOWERMAN, B. L. AND O'CONNELL, R. T. 1990. Linear statistical models-An applied approach. PWS-Kent.
• 5: BREIMAN ET AL., L. 1993. Classification and Regression Trees. Chapman & Hall, London, UK.
• 6: Subodh Gupta , Farid N. Najm, Power macromodeling for high level power estimation, Proceedings of the 34th annual conference on Design automation, p.365-370, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266171]
• 7: Cheng-Ta Hsieh , Qing Wu , Chih-Shun Ding , Massoud Pedram, Statistical sampling and regression analysis for RT-level power evaluation, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.583-588, November 10-14, 1996, San Jose, California, United States
• 8: Paul E. Landman , Jan M. Rabaey, Architectural power analysis: the dual bit type method, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.173-187, June 1995 [doi>10.1109/92.386219]
• 9: Antonio Lioy , Enrico Macii , Massimo Poncino , Massimo Rossello, Accurate Entropy Calculation for Large Logic Circuits Based on Output Clustering, Proceedings of the 7th Great Lakes Symposium on VLSI, p.70, March 13-15, 1997
• 10: MARCULESCU, D., MARCULESCU, R., AND PEDRAM, M. 1996. Information theoretic measures for power analysis. IEEE Trans. Comput.-Aided Des. 15, 6, 599-610.
• 11: Huzefa Mehta , Robert Michael Owens , Mary Jane Irwin, Energy characterization based on clustering, Proceedings of the 33rd annual conference on Design automation, p.702-707, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240651]
• 12: Farid N. Najm, A survey of power estimation techniques in VLSI circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.446-455, Dec. 1994 [doi>10.1109/92.335013]
• 13: NEMANI, M. AND NAJM, F. 1996. Towards a high-level power estimation capability. IEEE Trans. Comput.-Aided Des. 15, 6, 588-598.
• 14: POWELL, S. AND CHAU, P. 1990. Estimating power dissipation of VLSI signal processing chips: the PFA technique. VLSI Tech. Bull. IV, 250-259.
• 15: VSI ALLIANCE, 1997. Architecture document, Version 1.0. VSI Alliance. http://www.vsi.org/library.htm
• 16: Bernard Widrow , Samuel D. Stearns, Adaptive signal processing, Prentice-Hall, Inc., Upper Saddle River, NJ, 1985
• 17: YANG, S. 1991. Logic synthesis and optimization benchmarks user guide version 3.0. Microelectronics Center of North Carolina, Research Triangle Park, NC.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN

General Terms:
Design, Verification

Keywords:
RTL design, RTL power modeling, adaptive characterization, functional macros, regression models