Profile-driven code execution for low power dissipation (poster session)

ABSTRACT

This paper proposes a novel technique for power-performance trade-off based on profile-driven code execution. Specifically, we show that there is an optimal level of parallelism for energy consumption and propose a compiler-assisted technique for code annotation that can be used at run-time to adaptively trade-off power and performance. As shown by experimental results, our approach is up to 23% better than clock throttling and is as efficient as voltage scaling (up to 10% better in some cases). The technique proposed in this paper can be used by an ACPI-compliant power manager for prolonging battery life or as a passive cooling feature for thermal management.

REFERENCES

• 1: Vivek Tiwari , Deo Singh , Suresh Rajgopal , Gaurav Mehta , Rakesh Patel , Franklin Baez, Reducing power in high-performance microprocessors, Proceedings of the 35th annual conference on Design automation, p.732-737, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277227]
• 2: Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994 [doi>10.1109/92.335012]
• 3: Mike Tien-Chien Lee , Masahiro Fujita , Vivek Tiwari , Sharad Malik, Power analysis and minimization techniques for embedded DSP software, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.123-135, March 1997 [doi>10.1109/92.555992]
• 4: Srilatha Manne , Artur Klauser , Dirk Grunwald, Pipeline gating: speculation control for energy reduction, Proceedings of the 25th annual international symposium on Computer architecture, p.132-141, June 27-July 02, 1998, Barcelona, Spain
• 5: Thomas M. Conte , Mark C. Toburen , Kishore N. Menezes , Sumedh W. Sathaye, System-level power consumption modeling and tradeoff analysis techniques for superscalar processor design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.2, p.129-137, April 2000 [doi>10.1109/92.831433]
• 6: Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, United States
• 7: Haris Lekatsas , Jörg Henkel , Wayne Wolf, Code compression for low power embedded system design, Proceedings of the 37th conference on Design automation, p.294-299, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337423]
• 8: Hector Sanchez , Belli Kuttanna , Tim Olson , Mike Alexander , Gian Gerosa , Ross Philip , Jose Alvarez, Thermal Management System for High Performance PowerPCTM Microprocessors, Proceedings of the 42nd IEEE International Computer Conference, p.325, February 23-26, 1997
• 9: G. Cai and C.H. Lira, 'Architectural Level Power/Performance Optimization and Dynamic Power Estimation,' in P~vc. MICRO-32 (Cool Chips tutorial), Nov. 1999.
• 10: Advanced Configuration and Power Interface Specification,' Intel, Microsoft, Toshiba, Revision 1.0b, Feb. 2, 1999, at http://www.teleport.com/Nacpi/DOWN- LOAD S/A CPI~pec l Ob.pdf .
• 11: D. Marculescu and S.W. Haga, 'Adaptive Execution Rate for Low Power in Superscalar Processors,' Technical Report 99-10, Dept. of ECE, UMD, Oct. 1999.
• 12: D. Burger, T.M. Austin, 'The SimpleScalar Tool Set, Version 2.0,' CSD Technical Report #1342, University of Wisconsin-Madison, June 1997.
• 13: D. Marculescu, 'ILP Exploration for Energy Optimization in Modem Processors,' Technical Report CMU-CEDA, Feb.2000.
• 14: G. Cai, Personal communication, Feb. 2000.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION

General Terms:
Experimentation, Management