A spatially-adaptive bus interface for low-switching communication (poster session)

ABSTRACT

Adaptive encoding has shown to be an effective approach to bus power minimization in situations where characterization of the input statistics is not available. In this paper, we propose a novel technique for adaptive bus encoding that, conversely from existing solutions, exploits spatial correlations in the input data being transmitted to increase the accuracy in the dynamic selection of the encoding function. We discuss the encoding algorithm and we describe an architecture for its implementation as bus interface. We present experimental data collected in a realistic simulation framework on a number of meaningful benchmarks, and we compare them to those obtained through the application of existing encoding schemes.Adaptive encoding has shown to be an effective approach to bus power minimization in situations where characterization of the input statistics is not available. In this paper, we propose a novel technique for adaptive bus encoding that, conversely from existing solutions, exploits spatial correlations in the input data being transmitted to increase the accuracy in the dynamic selection of the encoding function. We discuss the encoding algorithm and we describe an architecture for its implementation as bus interface. We present experimental data collected in a realistic simulation framework on a number of meaningful benchmarks, and we compare them to those obtained through the application of existing encoding schemes.

REFERENCES

• 1: Sumant Ramprasad , Naresh R. Shanbhag , Ibrahim N. Hajj, Information-theoretic bounds on average signal transition activity, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.3, p.359-368, Sept. 1999 [doi>10.1109/92.784097]
• 2: Sumant Ramprasad , Naresh R. Shanbhag , Ibrahim N. Hajj, A coding framework for low-power address and data busses, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.2, p.212-221, June 1999 [doi>10.1109/92.766748]
• 3: S. Ramprasad, N. R. Shanbhag, I. N. Hajj, "Signal Coding for Low Power: Fundamental Limits and Practical Realizations," IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 46, No. 2, pp. 923-929, Jul. 1999.
• 4: L. Benini , A. Macii , E. Macii , M. Poncino , R. Scarsi, Synthesis of low-overhead interfaces for power-efficient communication over wide buses, Proceedings of the 36th ACM/IEEE conference on Design automation, p.128-133, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309898]
• 5: Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995 [doi>10.1109/92.365453]
• 6: ARM Corporation, ARM Software Development Toolkit, ARM DUI 0041C, Chapter 12, Nov. 1998.
• 7: J. Davis II et al., Overview of" the Ptolemy Project, V, RL Tech Rep UCB/ERL No. M99/37, UC Berkeley, CA, Jul. 1999.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS

General Terms:
Design, Experimentation