A three-port nRERL register file for ultra-low-energy applications

ABSTRACT

In this paper, we propose an adiabatic register file for ultra-low-energy applications, which uses a new reversible adiabatic logic, nRERL [1]. The nRERL register file discards garbage information with minimal energy dissipation. We designed a 16x8b three-port nRERL register file. From SPICE simulations, we found that the nRERL register file consumes less than 10% of the energy consumed in the conventional register file at the frequency of lower than 1MHz. We also describe how to design a RAM, a large array of the storage cells

REFERENCES

• 1: J. Lim, D. -G. Kim, and S. -I. Chae, "nMOS reversible energy recovery logic for ultra-low-energy applications," will be published in IEEE Journal of Solid-State Circuits, Jun. 2000.
• 2: William C. Athas , Lars J. Svensson , Jeffrey G. Koller , Nestoras Tzartzanis , Eric Ying-Chin Chou, Low-power digital systems based on adiabatic-switching principles, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.398-407, Dec. 1994 [doi>10.1109/92.335009]
• 3: D. Somasekhar, Y. Ye, and K. Roy, "An energy recovery static RAM core, " in Proceeding of IEEE Symposium on Low Power Electronics, pp. 62-63, 1995.
• 4: N. Tzartzanis , W. Athas, Energy recovery for the design of high-speed, low-power static RAMs, Proceedings of the 1996 international symposium on Low power electronics and design, p.55-60, August 12-14, 1996, Monterey, California, United States
• 5: Y. Moon and D. -K. Jeong, "A 32x32-bit adiabatic register file with supply clock generator, " in Symposium on VLSI Circuits Dig. Tech. Papers, pp. 27-28, 1997.
• 6: Stephan Avery , Marwan Jabri, A three-port adiabatic register file suitable for embedded applications, Proceedings of the 1998 international symposium on Low power electronics and design, p.288-292, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280938]
• 7: R. Merkle, "Reversible electronic logic using switches, " Nanotechnology, vol 4, pp. 21-40, 1993.
• 8: C. J. Vieri, "Pendulum: a reversible computer architecture, " M.S. thesis, Massachusetts Institute of Technology, June 1995.
• 9: C. Vieri, M. J. Ammer, A. Wakefield, L. "J. " Svensson, W. C. Athas, and T. Knight, "Designing reversible memory," in Proceeding of Unconventional Model of Computation, pp. 386-405, 1998.
• 10: J. Lim, D. -G. Kim and S. -I. Chae, "A 16-b carry-lookahead adder using reversible energy recovery logic for ultra-lowenergy systems," IEEE Journal of Solid-State Circuits, vol. 34, no. 6, pp. 898-903, June 1999.
• 11: J. Lim, K. Kwon and S. -I. Chae, "Reversible energy recovery logic circuit without non-adiabatic energy loss," lEE Electronics Letters, vol. 34, no. 4, pp. 344-346, Feb. 1998.
• 12: J. Lim, D. -G. Kim and S. -I Chae, "Reversible energy recovery logic circuit and its 8-phase clocked power generator for ultra-low-power applications," IEICE Trans. on Electronics, vol. E82-C, no. 4, pp. 646-653, April 1999.
• 13: J. Lim, D. -G. Kim and S. -I. Chae, "Reduction in energy consumption by bootstrapped nMOS switches in reversible adiabatic CMOS circuits," lEE Proceedings: Circuits, Devices, and Systems, vol. 146, No. 6, Dec. 1999.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION

Additional Classification:
  D. Software
  D.4 OPERATING SYSTEMS

General Terms:
Design, Experimentation, Management