|
ABSTRACT
In this work, MOS Current Mode Logic (MCML) is analyzed for application to low power, mixed signal environments. A small MCML cell library is developed and optimized for several different performance requirements. The cells are then applied to the generation of piplelined CORDIC structures and compared with equivalent CMOS circuits. MCML CORDICs are designed which can operate from 125MHz to 310MHz with power consumption varying between 4.3mW and 18.6mW. These power results are up to 1.5 times less than CMOS CORDICs with equivalent propagation delays. Design was done in a 0.25&mrg;m standard CMOS process from ST Microelectronics.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
[1] M. Mizuno, M. Yamashina, K. Furuta, H. Igura, H. Abiko, K. Okabe, A. Ono, H. Yamada, "A GHz MOS, Adaptive Pipeline Technique Using MOS Current-Mode Logic," IEEE Journal of Solid-State Circuits, Vol. 31, No. 6, June 1996, p. 784-791.
|
| |
2
|
|
| |
3
|
[3] Dake Liu and Christer Svennson, "Trading Speed for Low Power by Choice of Supply and Threshold Voltages," IEEE Journal of Solid-State Circuits, Vol. 28, No. 1, January 1993, p. 10-17.
|
| |
4
|
[4] Anantha P. Chandrakasan and Robert W. Broderson, "Minimizing Power Consumption in Digital CMOS Circuits," Proceedings of the IEEE, Vol. 83, No. 4, April 1995, p. 498-523.
|
| |
5
|
[5] J. E. Volder, "The CORDIC trigonometric computing technique," IRE Trans. Electron. Comput., vol. EC-8, p. 330- 334, Sept. 1959.
|
| |
6
|
[6] J. S. Walther, "A unified algorithm for elementary functions," in Proc. AFIPS Spring Joint Comput. Conf., 1971, p. 379-385.
|
|