Robust ultra-low power sub-threshold DTMOS logic

ABSTRACT

Digital sub-threshold logic circuits have recently been proposed for applications in the ultra-low power end of the design spectrum, where the performance is of secondary importance. To improve switching performance of the sub-threshold logic family with comparable energy/switching, we propose the use of sub-DTMOS (sub-threshold Dynamic Threshold MOS) transistors. The stability of sub-threshold DTMOS logic to temperature and process variations eliminates the need of additional stabilization scheme that may be required for regular sub-threshold MOS logic families to ensure proper operation in the sub-threshold region.

REFERENCES

• 1: A. Chandrakasan et.al., "Minimizing Power Consumption in Digital CMOS circuits", Proceedings of the IEEE, vol. 83, n. 4, April 1995.
• 2: J. Rabaey et. al., editor, Low Power Design Methodologies, Kluwer Academic Publishers, 1996.
• 3: Hendrawan Soeleman , Kaushik Roy, Ultra-low power digital subthreshold logic circuits, Proceedings of the 1999 international symposium on Low power electronics and design, p.94-96, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313874]
• 4: T. Kobayashi and T. Sakurai, "Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation", in Custom Integrated Circuits Conference, pp. 271-274, May 1994.
• 5: T. Kuroda et. al., "A 0.9-V, 150-MHz, 10-mW, 4-mm2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme", IEEE Journal of Solid-State Circuits, vol. 31, n. 11, pp. 1770-1779, November 1996.
• 6: A. Sabnis and J. Clemens, "Characterization of the Electron Mobility in the Inverted < 100 > Si Surface", in Intl. Electron Devices Meeting, pp. 18-21, December 1979.
• 7: F. Assaderaghi et. al., "A Dynamic Threshold Voltage MOSFET (DTMOS) for Ultra-Low Voltage Operation", in Intl. Electron Devices Meeting, pp. 809-812, 1994.
• 8: H. Kotaki et. al., "Novel Bulk Dynamic Threshold Voltage MOSFET (B-DTMOS) with Advanced Isolation (SITOS) and Gate to Shallow-Well Contact (SSS-C) Processes for Ultra Low Power Dual Gate CMOS", in Intl. Electron Devices Meeting, pp. 459-462, 1996.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Physics

General Terms:
Design, Experimentation, Performance