Cost reduction and evaluation of temporary faults detecting technique

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Cost reduction and evaluation of temporary faults detecting technique

Full text

Publisher Site , Pdf

Pdf (1.04 MB)

Source

Design, Automation, and Test in Europe archive
Proceedings of the conference on Design, automation and test in Europe table of contents

Paris, France

Pages: 591 - 598

Year of Publication: 2000

ISBN:1-58113-244-1

Authors

Lorena Anghel	TIMA, France
Michael Nicolaidis	TIMA, France

Sponsors

EDAA : European Design Automation Association
SIGDA: ACM Special Interest Group on Design Automation
ECSI :
RAS : RAS
EDAC : Electronic Design Automation Consortium
IEEE-CS : Computer Society
IFIP : International Federation for Information Processing

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 13, Citation Count: 26

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/343647.343863 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	ALZ99	I Alzaher-Noufal, M. Nicolaidis "A Tool for Automatic Generation of Self-Checking Multipliers Based on Residue Arithmetic Codes", 1999 DATE Conference, March 1999, Munich, Germany.
	AVI 73	AVIZIENIS A., "Arithmetic Algorithms for Error- Coded Operands" IEEE Trans. on Comput., Vol. C-22, No. 6, pp.567-572, June 1973.
	BAZ97	M. BAZE, S. BUCHNER, "Attenuation of Single Event Induced Pulses in CMOS Combinational Logic" IEEE Trans. on Nuclear Science, Vol. 44, No 6, December 1997.
	BRE 82	R. Brent and H. Kung, "A regular layout for parallel adders", IEEE Transactions on Computers, vol. C-31, n 3, pp. 260-264, March 1982.
	CHA 93	H. CHA et al, "A Fast and Accurate Gate-level Transient Fault Simulation Environment", Proceedings of FTCS, June 1993
	FRA 94	Franco P., McCluskey E. J., "On-Line Delay Testing of Digital Circuits", 12th IEEE VLSI Test Symposium, Cherry Hill, N.J., April 1994.
	HWA 79	Kai Hwang, Computer Arithmetic: Principles, Architecture and Design, John Wiley & Sons, Inc., New York, NY, 1979
	HAN 87	T. Han, D. Carlson, "Fast area efficient VLSI Adders", 8th Symposium on Computer Arithmetic, pp. 49-56, May 1987.
	KOG 73	P.M. Kogge and H. Stone, "A Parallel algorithm for efficient solution of a general class of recurrence equations", IEEE Transactions on Computers, vol. C-22, n 8, pp. 786-792, August 1973
	MET 98	Cecilia Metra , Michele Favalli , Bruno Riccò, On-line detection of logic errors due to crosstalk, delay, and transient faults, Proceedings of the 1998 IEEE International Test Conference, p.524-533, October 18-22, 1998
	NIC 99	Michael Nicolaidis, Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.86, April 26-30, 1999
	PET 58	PETERSON W.W. "On checking an Adder", IBM J. Res. Develop. 2, pp.166-168, April 1958
	PET 72	PETERSON W.W., WELDON E.J., "Error-Correcting Codes", second Ed., The MIT press, Cambridge, Massachusetts, 1972
	SKL 60	J. Sklanski, "Conditional-sum addition logic", IRE Transaction on Electronic Computers, vol. EC-9, n 2, pp. 226- 231, June 1960.
	WES 94	Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design: a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985

CITED BY 26

	Fernanda Lima , Luigi Carro , Ricardo Reis, Reducing pin and area overhead in fault-tolerant FPGA-based designs, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA
	Eric Dupont , Michael Nicolaidis , Peter Rohr, Embedded Robustness IPs for Transient-Error-Free ICs, IEEE Design & Test, v.19 n.3, p.56-70, May 2002
	Rodrigo Possamai Bastos , Fernanda Lima Kastensmidt , Ricardo Reis, Design at high level of a robust 8-bit microprocessor to soft errors by using only standard gates, Proceedings of the 19th annual symposium on Integrated circuits and systems design, August 28-September 01, 2006, Ouro Preto, MG, Brazil
	Fernanda Lima , Luigi Carro , Ricardo Reis, Designing fault tolerant systems into SRAM-based FPGAs, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Jongman Kim , Dongkook Park , Chrysostomos Nicopoulos , N. Vijaykrishnan , Chita R. Das, Design and analysis of an NoC architecture from performance, reliability and energy perspective, Proceedings of the 2005 symposium on Architecture for networking and communications systems, October 26-28, 2005, Princeton, NJ, USA
	Dan Alexandrescu , Lorena Anghel , Michael Nicolaidis, Simulating Single Event Transients in VDSM ICs for Ground Level Radiation, Journal of Electronic Testing: Theory and Applications, v.20 n.4, p.413-421, August 2004
	Chong Zhao , Xiaoliang Bai , Sujit Dey, A scalable soft spot analysis methodology for compound noise effects in nano-meter circuits, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	S. Matakias , Y. Tsiatouhas , A. Arapoyanni , Th. Haniotakis, A Circuit for Concurrent Detection of Soft and Timing Errors in Digital CMOS ICs, Journal of Electronic Testing: Theory and Applications, v.20 n.5, p.523-531, October 2004
	M. Sonza Reorda , M. Violante, Efficient analysis of single event transients, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.5, p.239-246, April 2004
	Yi Zhao , Sujit Dey , Li Chen, Double sampling data checking technique: an online testing solution for multisource noise-induced errors on on-chip interconnects and buses, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.7, p.746-755, July 2004
	C. A. L. Lisbôa , E. Schüler , Luigi Carro, Going beyond TMR for protection against multiple faults, Proceedings of the 18th annual symposium on Integrated circuits and system design, September 04-07, 2005, Florianolpolis, Brazil
	M. Sonza Reorda , M. Violante, A New Approach to the Analysis of Single Event Transients in VLSI Circuits, Journal of Electronic Testing: Theory and Applications, v.20 n.5, p.511-521, October 2004
	Chong Zhao , Sujit Dey , Xiaoliang Bai, Soft-Spot Analysis: Targeting Compound Noise Effects in Nanometer Circuits, IEEE Design & Test, v.22 n.4, p.362-375, July 2005
	Chong Zhao , Yi Zhao , Sujit Dey, Constraint-aware robustness insertion for optimal noise-tolerance enhancement in VLSI circuits, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Robert Baumann, Soft Errors in Advanced Computer Systems, IEEE Design & Test, v.22 n.3, p.258-266, May 2005
	Shanq-Jang Ruan , Edwin Naroska , Chun-Chih Chen, Optimal partitioned fault-tolerant bus layout for reducing power in nanometer designs, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA
	Balkaran S. Gill , Chris Papachristou , Francis G. Wolff, Soft delay error analysis in logic circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
	Arindam Mallik , Gokhan Memik, A Case for Clumsy Packet Processors, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.147-156, December 04-08, 2004, Portland, Oregon
	Lorenzo Petroli , Carlos A. Lisboa , Fernanda L. Kastensmidt , Luigi Carro, Using majority logic to cope with long duration transient faults, Proceedings of the 20th annual conference on Integrated circuits and systems design, September 03-06, 2007, Copacabana, Rio de Janeiro
	Balkaran S. Gill , Chris Papachristou , Francis G. Wolff, Interactive presentation: A new asymmetric SRAM cell to reduce soft errors and leakage power in FPGA, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
	Chong Zhao , Sujit Dey, Improving Transient Error Tolerance of Digital VLSI Circuits Using RObustness COmpiler (ROCO), Proceedings of the 7th International Symposium on Quality Electronic Design, p.133-140, March 27-29, 2006
	I.-C. Lin , S. Srinivasan , N. Vijaykrishnan , N. Dhanwada, Transaction Level Error Susceptibility Model for Bus Based SoC Architectures, Proceedings of the 7th International Symposium on Quality Electronic Design, p.775-780, March 27-29, 2006
	Balkaran Gill , Michael Nicolaidis , Francis Wolff , Chris Papachristou , Steven Garverick, An Efficient BICS Design for SEUs Detection and Correction in Semiconductor Memories, Proceedings of the conference on Design, Automation and Test in Europe, p.592-597, March 07-11, 2005
	Carlos A. L. Lisboa , Fernanda G. L. Kastensmidt , Luigi Carro, Analyzing the effects of the granularity of recomputation based techniques to cope with radiation induced soft errors, Proceedings of the 2008 workshop on Radiation effects and fault tolerance in nanometer technologies, p.329-338, May 05-07, 2008, Ischia, Italy
	Chong Zhao , Yi Zhao , Sujit Dey, Intelligent robustness insertion for optimal transient error tolerance improvement in VLSI circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.6, p.714-724, June 2008
	Rodrigo Possamai Bastos , Fernanda Lima Kastensmidt , Ricardo Reis, Design of a soft-error robust microprocessor, Microelectronics Journal, v.40 n.7, p.1062-1068, July, 2009