ACM Home Page
Please provide us with feedback. Feedback
Standards for system-level design: practical reality or solution in search of a question?
Full text Publisher SitePublisher Site PdfPdf (75 KB)
Source Design, Automation, and Test in Europe archive
Proceedings of the conference on Design, automation and test in Europe table of contents
Paris, France
Pages: 576 - 585  
Year of Publication: 2000
ISBN:1-58113-244-1
Authors
Sponsors
EDAA : European Design Automation Association
SIGDA: ACM Special Interest Group on Design Automation
ECSI :
RAS : RAS
EDAC : Electronic Design Automation Consortium
IEEE-CS : Computer Society
IFIP : International Federation for Information Processing
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 3,   Downloads (12 Months): 6,   Citation Count: 15
Additional Information:

references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/343647.343859
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
VSIA, VSI Alliance Architecture Document vl.O, www.vsi.org, March 1997
 
2
VSIA, VSIA System Level Design Model Taxonomy Document, www.vsi.org, Jan 1999
 
3
R. Goering, VSI spec establishes system-modeling taxonomy, EE Times, Feb 1999
4
 
5
C. Lennard, Enabling VC Exchange through System-Level VC Standards, Proc. of Forum on Design Languages, pp. 641-650, Sept 1999
 
6
K.Suzuki, et al, OwL: An Interface Description Language for IP Reuse, in Proc. of Custom Integrated Circuits Conference, pp.403-406, May 1999.
 
7
Ptolemy II Heterogeneous Concurrent Modeling and Design in Java vO.l.1, ERL Technical Report, University of California Berkeley, Feb 1999
 
8
IEEE Std 1164-1993 IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Std_logic_l 164)
 
9
IEEE Std 1076.3-1997 IEEE Standard VHDL Synthesis Packages

CITED BY  15

Collaborative Colleagues:
Christopher K. Lennard: colleagues
Patrick Schaumont: colleagues
Gjalt de Jong: colleagues
Anssi Haverinen: colleagues
Pete Hardee: colleagues